SST25VF040-20-4C-QAE SST [Silicon Storage Technology, Inc], SST25VF040-20-4C-QAE Datasheet - Page 10

• Manufacturer Part Number: SST25VF040-20-4C-QAE
• Description: 4 Mbit SPI Serial Flash
• Manufacturer: SST [Silicon Storage Technology, Inc]

EOL Product Data Sheet
Auto Address Increment (AAI) Program
The AAI program instruction allows multiple bytes of data to
be programmed without re-issuing the next sequential
address location. This feature decreases total program-
ming time when the entire memory array is to be pro-
grammed. An AAI program instruction pointing to a
protected memory area will be ignored. The selected
address range must be in the erased state (FFH) when ini-
tiating an AAI program instruction.
Prior to any write operation, the Write-Enable (WREN)
instruction must be executed. The AAI program instruction
is initiated by executing an 8-bit command, AFH, followed
by address bits [A
is input sequentially from MSB (bit 7) to LSB (bit 0). CE#
must be driven high before the AAI program instruction is
executed. The user must poll the BUSY bit in the software
©2006 Silicon Storage Technology, Inc.
SCK
SCK
CE#
CE#
FIGURE 7: Auto Address Increment (AAI) Program Sequence
SO
SI
SI
MODE 3
MODE 0
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
0 1 2 3 4 5 6 7 8
23
-A
AF
AF
0
]. Following the addresses, the data
A[23:16] A[15:8]
Last Data Byte
15 16
23 24
A[7:0]
31
T
32 33 34 35 36 37 38 39
BP
Data Byte 1
0 1 2 3 4 5 6 7
Write Disable (WRDI)
Instruction to terminate
AAI Operation
10
04
status register or wait T
nal self-timed Byte-Program cycle. Once the device com-
pletes programming byte, the next sequential address may
be program, enter the 8-bit command, AFH, followed by the
data to be programmed. When the last desired byte had
been programmed, execute the Write-Disable (WRDI)
instruction, 04H, to terminate AAI. After execution of the
WRDI command, the user must poll the Status register to
ensure the device completes programming. See Figure 7
for AAI programming sequence.
There is no wrap mode during AAI programming; once the
highest unprotected memory address is reached, the
device will exit AAI operation and reset the Write-Enable-
Latch bit (WEL = 0).
T
BP
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
Read Status Register (RDSR)
Instruction to verify end of
AAI Operation
AF
05
BP
4 Mbit SPI Serial Flash
for the completion of each inter-
Data Byte 2
D
OUT
SST25VF040
S71231(04)-01-EOL
T
BP
1231 F06.1
0 1
09/10