em65570sagh ELAN Microelectronics Corp, em65570sagh Datasheet - Page 25

• Manufacturer Part Number: em65570sagh
• Description: 68com/98seg 65k Color Stn Lcd Drivers
• Manufacturer: ELAN Microelectronics Corp

Product Specification (V1.0) 04.18.2006
(This specification is subject to change without further notice)
7.2 Data Write to Display RAM and Control Register
7.3 Display RAM Read and Control Register Read
The identification whether the serial data inputs (SDA) are display data or control
register data is determined by first serial input data (RS) and SPOL pin as follows:
After completing 9-bits data transfer, or when making no access, be sure to set serial
clock input (SCL) to “L”
be taken in board wiring
select (CSB = “H”) every completion of 9-bit data transferring.
The data write to display RAM and Control Register use almost same procedure, only
different setting of RS that select access object.
In the case of the 80-family MPU, the data is written at the rising edge of WRB
case of the 68-family MPU, the data is written at the falling edge of signal E.
In the case of display RAM read operation, need dummy read one time
designated address data are not output to read operation immediately after the
address set to AX or AY register, but are output when the second data read
read is always required one time after address set and write cycle.
CSB
SDA
Wrie to which
RS
SCL
0
1
RS = “L”: Display RAM data
RS = “H”: Control register data
(D0~D15)
D0~D7
WRB
RS
Display RAM/Register
Control Register Data
SPOL = “0”
Display RAM Data
RS
1
Wrie to control register
Data0
.
.
D7
Figure 7-2 3-Wires Type Serial Interface
Cares of SDA and SCL signals against external noise should
2
To prevent transfer error due to external noise, release chip
Figure 7-3 Data write operation
D6
3
Data1
D5
4
68COM/98SEG 65K Color STN LCD Drivers
Data2
D4
RS
5
0
1
D3
6
Data3
Wrie to display RAM
Display RAM/Register
Control Register Data
SPOL = “1”
7
D2
Display RAM Data
Data4
8
D1
.
EM65570S
D0
9
The
.
Dummy
.
In the
x 19