LTC2414 LINER [Linear Technology], LTC2414 Datasheet - Page 10

• Manufacturer Part Number: LTC2414
• Description: 8-/16-Channel 24-Bit No Latency TM ADCs
• Manufacturer: LINER [Linear Technology]

LTC2414/LTC2418
CH0 to CH15 (Pin 21 to Pin 28 and Pin 1 to Pin 8): Analog
Inputs. May be programmed for single-ended or differen-
tial mode. CH8 to CH15 (Pin 1 to Pin 8) not connected on
the LTC2414.
V
(Pin 15) with a 10µF tantalum capacitor in parallel with
0.1µF ceramic capacitor as close to the part as possible.
COM (Pin 10): The common negative input (IN
single-ended multiplexer configurations. The voltage on
Channel 0 to 15 and COM input pins can have any value
between GND – 0.3V and V
the two selected inputs (IN
input range (V
Outside this input range, the converter produces unique
overrange and underrange output codes.
REF
Input. The voltage on these pins can have any value
between GND and V
input, REF
reference input, REF
GND (Pin 15): Ground. Connect this pin to a ground plane
through a low impedance connection.
CS (Pin 16): Active LOW Digital Input. A LOW on this pin
enables the SDO digital output and wakes up the ADC.
Following each conversion the ADC automatically enters
the Sleep mode and remains in this low power state as
long as CS is HIGH. A LOW-to-HIGH transition on CS
during the Data Output transfer aborts the data transfer
and starts a new conversion.
SDO (Pin 17): Three-State Digital Output. During the Data
Output period, this pin is used as the serial data output.
When the chip select CS is HIGH (CS = V
PI FU CTIO S
10
CC
U
+
(Pin 9): Positive Supply Voltage. Bypass to GND
(Pin 11), REF
+
U
, is maintained more positive than the negative
IN
= IN
+
U
CC
–
– IN
–
, by at least 0.1V.
as long as the positive reference
(Pin 12): Differential Reference
–
) from – 0.5 • V
CC
+
+ 0.3V. Within these limits,
and IN
–
) provide a bipolar
CC
REF
), the SDO pin
to 0.5 • V
–
) for all
REF
.
is in a high impedance state. During the Conversion and
Sleep periods, this pin is used as the conversion status
output. The conversion status can be observed by pulling
CS LOW.
SCK (Pin 18): Bidirectional Digital Clock Pin. In Internal
Serial Clock Operation mode, SCK is used as the digital
output for the internal serial interface clock during the Data
Output period. In External Serial Clock Operation mode,
SCK is used as the digital input for the external serial
interface clock during the Data Output period. A weak
internal pull-up is automatically activated in Internal Serial
Clock Operation mode. The Serial Clock Operation mode is
determined by the logic level applied to the SCK pin at
power up or during the most recent falling edge of CS.
F
controls the ADC’s notch frequencies and conversion
time. When the F
converter uses its internal oscillator and the digital filter
first null is located at 50Hz. When the F
to GND (F
and the digital filter first null is located at 60Hz. When F
is driven by an external clock signal with a frequency f
the converters use this signal as their system clock and the
digital filter first null is located at a frequency f
SDI (Pin 20): Serial Digital Data Input. During the Data
Output period, this pin is used to shift in the multiplexer
address started from the first rising SCK edge. During the
Conversion and Sleep periods, this pin is in the DON’T
CARE state. However, a HIGH or LOW logic level should be
maintained on SDI in the DON’T CARE mode to avoid an
excessive current in the SDI input buffers.
NC Pins: Do Not Connect.
O
(Pin 19): Frequency Control Pin. Digital input that
O
= 0V), the converter uses its internal oscillator
O
pin is connected to V
O
CC
pin is connected
(F
O
EOSC
= V
CC
/2560.
241418fa
), the
EOSC
O
,