MC68HC11E0 Motorola, MC68HC11E0 Datasheet - Page 20

no-image

MC68HC11E0

Manufacturer Part Number
MC68HC11E0
Description
(MC68HC711E Series) M68HC11E Series Programming Reference Guide
Manufacturer
Motorola
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68HC11E0CFN2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68HC11E0CFN2
Quantity:
17
Part Number:
MC68HC11E0CFN3
Manufacturer:
MOT
Quantity:
119
Part Number:
MC68HC11E0CFN3
0
Part Number:
MC68HC11E0CFN3R2
Manufacturer:
FREESCALE
Quantity:
1 831
Part Number:
MC68HC11E0CFNE2
Manufacturer:
FREESCALE
Quantity:
6 221
Part Number:
MC68HC11E0CFNE2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68HC11E0CFNE2R
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68HC11E0CFNE3
Manufacturer:
FREESCALE
Quantity:
6 249
Part Number:
MC68HC11E0CFNE3
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68HC11E0CFNE3R
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
M68HC11ERG/AD
20
Cycle
*
**
Operands
dd
ff
hh
ii
jj
kk
ll
mm
rr
Operators
( )
+
:
Mnemonic
XGDX
XGDY
TSY
TXS
TYS
WAI
Infinity or until reset occurs
12 cycles are used beginning with the opcode fetch. A wait state is entered which remains in effect for an integer number of MPU E-clock
cycles (n) until an interrupt is recognized. Finally, two additional cycles are used to fetch the appropriate interrupt vector (14 + n total).
= 8-bit direct address ($0000–$00FF) (high byte assumed to be $00)
= 8-bit positive offset $00 (0) to $FF (255) (is added to index)
= High-order byte of 16-bit extended address
= One byte of immediate data
= High-order byte of 16-bit immediate data
= Low-order byte of 16-bit immediate data
= Low-order byte of 16-bit extended address
= 8-bit mask (set bits to be affected)
= Signed relative offset $80 (–128) to $7F (+127)
Contents of register shown inside parentheses
Is transferred to
Is pulled from stack
Is pushed onto stack
Boolean AND
Arithmetic addition symbol except where used as inclusive-OR symbol
in Boolean formula
Exclusive-OR
Multiply
Concatenation
Arithmetic subtraction symbol or negation symbol (two’s complement)
(offset relative to address following machine code offset byte))
Transfer Stack
Stack Pointer
Stack Pointer
Transfer X to
Transfer Y to
Exchange D
Exchange D
Pointer to Y
Operation
Interrupt
Wait for
with X
with Y
Stack Regs & WAIT
IX ⇒ D, D ⇒ IX
IY ⇒ D, D ⇒ IY
Description
SP + 1 ⇒ IY
IX – 1 ⇒ SP
IY – 1 ⇒ SP
M68HC11E Series Programming Reference Guide
Table 1. Instruction Set (Sheet 8 of 8)
Addressing
Mode
INH
INH
INH
INH
INH
INH
18
18
18
Opcode
30
35
35
3E
8F
8F
Instruction
Condition Codes
0
1
Operand
Bit not changed
Bit always cleared
Bit always set
Bit cleared or set, depending on operation
Bit can be cleared, cannot become set
Cycles
**
4
3
4
3
4
S
X
H
Condition Codes
I
N
MOTOROLA
Z
V
C

Related parts for MC68HC11E0