ADC1213D080HN/C1 NXP [NXP Semiconductors], ADC1213D080HN/C1 Datasheet - Page 20

• Manufacturer Part Number: ADC1213D080HN/C1
• Description: Dual 12-bit ADC; 65 Msps, 80 Msps, 105 Msps or 125 Msps
• Manufacturer: NXP [NXP Semiconductors]

NXP Semiconductors
ADC1213D_SER_5
Preliminary data sheet
14.3.3 Clock input divider
14.3.4 Duty cycle stabilizer
14.4.1 Serial output equivalent circuit
14.4 Digital outputs
If single-ended is implemented without setting SE_SEL accordingly, the unused pin
should be connected to ground via a capacitor.
The ADC1413D contains an input clock divider that divides the incoming clock by a factor
of 2 (when bit CLKDIV = 1; see
clock frequency with better jitter performance, leading to a better SNR result once
acquisition has been performed.
The duty cycle stabilizer can improve the overall performances of the ADC by
compensating the input clock signal duty cycle. When the duty cycle stabilizer is active
(bit DCS_EN = 1; see
30 % and 70 % (typical). When the duty cycle stabilizer is disabled (DCS_EN = 0), the
input clock signal should have a duty cycle of between 45 % and 55 %.
Table 12.
The JESD204A standard specify that in case of connecting the receiver and the
transmitter in DC coupling, both of them need to be provided by the same supply.
The output should be terminated when 100 Ω (typical) has been reached at the receiver
side.
DCS_enable SPI
0
1
Fig 19. CML output connection to the receiver in DC coupling
Duty cycle stabilizer
All information provided in this document is subject to legal disclaimers.
+
Table
Rev. 05 — 23 April 2010
20), the circuit can handle signals with duty cycles of between
12 mA to 26 mA
Table
50 Ω
−
20). This feature allows the user to deliver a higher
VDDD
CMLPA/CLMPB
CMLNA/CLMNB
AGND
Description
duty cycle stabilizer disable
duty cycle stabilizer enable
ADC1213D series
100 Ω
RECEIVER
005aaa082
ADC1213D series
© NXP B.V. 2010. All rights reserved.
20 of 41