DAC1008D750HN NXP [NXP Semiconductors], DAC1008D750HN Datasheet - Page 20

• Manufacturer Part Number: DAC1008D750HN
• Manufacturer: NXP [NXP Semiconductors]

NXP Semiconductors
DAC1008D750
Product data sheet
The worst case clock skew is given by δt
The minimum allowable trace delay for the MDS signal is given by Δt = δt
In real applications, the master DAC can be anywhere and both conditions must be
satisfied: δt
Example:
⇒ 200 ps + 80 ps < Δt
⇒ 280 ps < Δt
⇒ 4.2 cm < L
Fig 10. Clock skew case 2: Master is closest
•
•
•
•
clock generator skew = ± 80 ps
FR4 substrate ⇒ 15 cm/ns delay
clock trace length difference = 3 cm and 4 cm
Output sampling rate = 750 Msps
2
< Δt
mds
slave 1 clock
slave 2 clock
master clock
mds
All information provided in this document is subject to legal disclaimers.
mds
ref clock
< 14.8 cm
< 987 ps
< TDAC − δt
mds
Rev. 2 — 5 January 2011
< 1333 ps − (266 ps + 80 ps)
1
.
PH01
PH02
PH03
2×, 4× or 8× interpolating DAC with JESD204A
2
= PH03 − PH01.
TDAC
DAC1008D750
001aal071
© NXP B.V. 2011. All rights reserved.
2
.
20 of 99