EPF10K100 ALTERA [Altera Corporation], EPF10K100 Datasheet - Page 120

no-image

EPF10K100

Manufacturer Part Number
EPF10K100
Description
Embedded Programmable Logic Device Family
Manufacturer
ALTERA [Altera Corporation]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EPF10K100A3NBC356
Manufacturer:
ALTERA
Quantity:
21
Part Number:
EPF10K100ABC256-1
Manufacturer:
ALTERA
Quantity:
50
Part Number:
EPF10K100ABC356
Quantity:
442
Part Number:
EPF10K100ABC356
Manufacturer:
ALTERA
0
Part Number:
EPF10K100ABC356-1
Manufacturer:
ALTERA
Quantity:
8 831
Part Number:
EPF10K100ABC356-1
Manufacturer:
ALTERA30
Quantity:
205
Part Number:
EPF10K100ABC356-1
Manufacturer:
ALTERA
0
Part Number:
EPF10K100ABC356-1
0
Part Number:
EPF10K100ABC356-1N
Manufacturer:
ST
Quantity:
230
Part Number:
EPF10K100ABC356-2
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EPF10K100ABC356-2
Manufacturer:
ALTERA
0
Part Number:
EPF10K100ABC356-2N
Manufacturer:
Altera
Quantity:
10 000
Notes:
(1)
(2)
(3)
Power
Consumption
120
FLEX 10K Embedded Programmable Logic Device Family Data Sheet
f
f
t
t
t
t
Symbol
CLKDEV1
CLKDEV2
INCLKSTB
LOCK
JITTER
OUTDUTY
Table 113. ClockLock & ClockBoost Parameters
To implement the ClockLock and ClockBoost circuitry with the MAX+PLUS II software, designers must specify the
input frequency. The MAX+PLUS II software tunes the PLL in the ClockLock and ClockBoost circuitry to this
frequency. The f
during device operation. Simulation does not reflect this parameter.
During device configuration, the ClockLock and ClockBoost circuitry is configured before the rest of the device. If
the incoming clock is supplied during configuration, the ClockLock and ClockBoost circuitry locks during
configuration, because the t
The t
JITTER
Input deviation from user specification in MAX+PLUS II (ClockBoost clock
multiplication factor equals 1)
Input deviation from user specification in MAX+PLUS II (ClockBoost clock
multiplication factor equals 2)
Input clock stability (measured between adjacent clocks)
Time required for ClockLock or ClockBoost to acquire lock
Jitter on ClockLock or ClockBoost-generated clock
Duty cycle for ClockLock or ClockBoost-generated clock
specification is measured under long-term observation.
CLKDEV
parameter specifies how much the incoming clock can differ from the specified frequency
The supply power (P) for FLEX 10K devices can be calculated with the
following equation:
P = P
Typical I
operating conditions tables on pages 46, 49, and 52 of this data sheet. The
I
logic. This value is calculated based on the amount of current that each LE
typically consumes. The P
load characteristics and switching frequency, can be calculated using the
guidelines given in Application Note 74 (Evaluating Power for Altera Devices).
1
The I
The parameters in this equation are shown below:
I
CCACTIVE
LOCK
CCACTIVE
CCACTIVE
value is less than the time required for configuration.
INT
(1)
(1)
CCSTANDBY
+ P
Compared to the rest of the device, the embedded array
consumes a negligible amount of power. Therefore, the
embedded array can be ignored when calculating supply
current.
Parameter
value depends on the switching frequency and the application
= K f
IO
= (I
value is calculated with the following equation:
MAX
CCSTANDBY
values are shown as I
(Part 2 of 2)
(3)
N tog
IO
(2)
value, which depends on the device output
+ I
LC
CCACTIVE )
-------------------------- -
MHz LE
CC0
A
V
in the FLEX 10K device DC
CC
Min
40
+ P
IO
Typ
50
Altera Corporation
Max
100
10
60
0.5
1
1
Unit
MHz
MHz
ps
ns
%
s

Related parts for EPF10K100