XC2S100-5CS144I XILINX [Xilinx, Inc], XC2S100-5CS144I Datasheet - Page 55

• Manufacturer Part Number: XC2S100-5CS144I
• Description: Spartan-II FPGA Family
• Manufacturer: XILINX [Xilinx, Inc]

Global Clock Setup and Hold for LVTTL Standard, with DLL (Pin-to-Pin)
Global Clock Setup and Hold for LVTTL Standard, without DLL (Pin-to-Pin)
DS001-3 (v2.8) June 13, 2008
Product Specification
Notes:
1.
2.
3.
4.
5.
Notes:
1.
2.
3.
4.
T
T
PSDLL
PSFD
IFF = Input Flip-Flop or Latch
Setup time is measured relative to the Global Clock input signal with the fastest route and the lightest load. Hold time is measured
relative to the Global Clock input signal with the slowest route and heaviest load.
DLL output jitter is already included in the timing calculation.
A zero hold time listing indicates no hold time or a negative hold time.
For data input with different standards, adjust the setup time delay by the values shown in
Standards," page
Global Clock Input Adjustments," page
IFF = Input Flip-Flop or Latch
Setup time is measured relative to the Global Clock input signal with the fastest route and the lightest load. Hold time is measured
relative to the Global Clock input signal with the slowest route and heaviest load.
A zero hold time listing indicates no hold time or a negative hold time.
For data input with different standards, adjust the setup time delay by the values shown in
Standards," page
Global Clock Input Adjustments," page
Symbol
Symbol
/ T
/ T
R
PHDLL
PHFD
57. For a global clock input with standards other than LVTTL, adjust delays with values from the
57. For a global clock input with standards other than LVTTL, adjust delays with values from the
Input setup and hold time relative
to global clock input signal for
LVTTL standard, no delay, IFF,
with DLL
Input setup and hold time relative
to global clock input signal for
LVTTL standard, no delay, IFF,
without DLL
Description
Description
61.
61.
(1)
(1)
www.xilinx.com
Spartan-II FPGA Family: DC and Switching Characteristics
XC2S100
XC2S150
XC2S200
XC2S15
XC2S30
XC2S50
Device
Device
All
"IOB Input Delay Adjustments for Different
"IOB Input Delay Adjustments for Different
1.7 / 0
2.2 / 0
2.2 / 0
2.2 / 0
2.3 / 0
2.4 / 0
2.4 / 0
Min
Min
-6
-6
Speed Grade
Speed Grade
1.9 / 0
2.7 / 0
2.7 / 0
2.7 / 0
2.8 / 0
2.9 / 0
3.0 / 0
Min
Min
-5
-5
"I/O Standard
"I/O Standard
Module 3 of 4
Units
Units
ns
ns
ns
ns
ns
ns
ns
55