XC2S100-5CS144I XILINX [Xilinx, Inc], XC2S100-5CS144I Datasheet - Page 59

• Manufacturer Part Number: XC2S100-5CS144I
• Description: Spartan-II FPGA Family
• Manufacturer: XILINX [Xilinx, Inc]

IOB Output Delay Adjustments for Different Standards
Output delays terminating at a pad are specified for LVTTL with 12 mA drive and fast slew rate. For other standards, adjust
the delays by the values shown. A delay adjusted in this way constitutes a worst-case limit.
1
DS001-3 (v2.8) June 13, 2008
Product Specification
Notes:
1.
Output Delay Adjustments (Adj)
T
T
T
T
T
T
T
T
T
T
Output timing is measured at 1.4V with 35 pF external capacitive load for LVTTL. For other I/O standards and different loads, see the
tables
T
T
T
T
T
T
T
T
T
OLVTTL_S12
OLVTTL_S16
OLVTTL_S24
T
T
T
T
T
OLVTTL_F12
OLVTTL_F16
OLVTTL_F24
T
OLVTTL_S2
OLVTTL_S4
OLVTTL_S6
OLVTTL_S8
OLVTTL_F2
OLVTTL_F4
OLVTTL_F6
OLVTTL_F8
OLVCMOS2
Symbol
OSSTL3_II
T
OHSTL_IV
OSSLT2_II
OPCI33_3
OPCI33_5
OPCI66_3
OHSTL_III
OSSTL2_I
OSSTL3_I
T
T
OHSTL_I
T
OGTLP
OGTL
OCTT
OAGP
"Constants for Calculating TIOOP"
R
Standard-specific adjustments for
output delays terminating at pads
(based on standard capacitive
load, C
SL
)
Description
and
"Delay Measurement Methodology," page
www.xilinx.com
LVTTL, Slow, 2 mA
LVTTL, Fast, 2 mA
LVCMOS2
PCI, 33 MHz, 3.3V
PCI, 33 MHz, 5.0V
PCI, 66 MHz, 3.3V
GTL
GTL+
HSTL I
HSTL III
HSTL IV
SSTL2 I
SSTL2 II
SSTL3 I
SSTL3 II
CTT
AGP
Spartan-II FPGA Family: DC and Switching Characteristics
Standard
(1)
4 mA
6 mA
8 mA
12 mA
16 mA
24 mA
4 mA
6 mA
8 mA
12 mA
16 mA
24 mA
60.
14.2
12.6
–0.1
–0.1
–0.3
–0.4
–0.8
–0.9
–0.4
–0.8
–0.4
–0.9
–0.5
–0.8
7.2
4.7
2.9
1.9
1.7
1.3
5.1
3.0
1.0
0.2
2.4
2.9
0.6
0.9
-6
0
Speed Grade
16.9
15.0
–0.1
–0.2
–0.4
–0.5
–1.0
–1.1
–0.5
–1.0
–0.5
–1.1
–0.6
–1.0
8.6
5.5
3.5
2.2
2.0
1.5
6.1
3.6
1.2
0.2
2.9
3.5
0.7
1.1
-5
0
Module 3 of 4
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
59