XC2S100-5CS144I XILINX [Xilinx, Inc], XC2S100-5CS144I Datasheet - Page 63
XC2S100-5CS144I
Manufacturer Part Number
XC2S100-5CS144I
Description
Spartan-II FPGA Family
Manufacturer
XILINX [Xilinx, Inc]
Datasheet
1.XC2S100-5CS144I.pdf
(99 pages)
- Current page: 63 of 99
- Download datasheet (2Mb)
DS001-3 (v2.8) June 13, 2008
Product Specification
Output Jitter: the difference between an ideal
reference clock edge and the actual design.
Period Tolerance: the allowed input clock period change in nanoseconds.
R
Ideal Period
Actual Period
T
CLKIN
=
F CLKIN
1
Figure 52: Period Tolerance and Clock Jitter
www.xilinx.com
T CLKIN + T IPTOL
Spartan-II FPGA Family: DC and Switching Characteristics
Phase Offset and Maximum Phase Difference
_
+/- Jitter
+ Maximum
+ Phase Offset
Phase Difference
DS001_52_090800
Module 3 of 4
63
Related parts for XC2S100-5CS144I
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
FPGA Spartan®-II Family 100K Gates 2700 Cells 263MHz 0.18um Technology 2.5V 256-Pin FBGA
Manufacturer:
Xilinx Inc
Part Number:
Description:
IC SPARTAN-II FPGA 100K 144-TQFP
Manufacturer:
Xilinx Inc
Part Number:
Description:
IC SPARTAN-II FPGA 100K 256-FBGA
Manufacturer:
Xilinx Inc
Part Number:
Description:
IC SPARTAN-II FPGA 100K 256-FBGA
Manufacturer:
Xilinx Inc
Part Number:
Description:
FPGA Spartan®-II Family 100K Gates 2700 Cells 263MHz 0.18um Technology 2.5V 208-Pin PQFP
Manufacturer:
Xilinx Inc
Part Number:
Description:
FPGA Spartan®-II Family 100K Gates 2700 Cells 263MHz 0.18um Technology 2.5V 144-Pin TQFP
Manufacturer:
Xilinx Inc
Part Number:
Description:
FPGA Spartan®-II Family 100K Gates 2700 Cells 263MHz 0.18um Technology 2.5V 144-Pin TQFP
Manufacturer:
Xilinx Inc