AT94S10AL ATMEL [ATMEL Corporation], AT94S10AL Datasheet - Page 11

no-image

AT94S10AL

Manufacturer Part Number
AT94S10AL
Description
Secure 5K - 40K Gates of AT40K FPGA with 8-bit Microcontroller,up to 36 Kbytes of SRAM and On-chip Program Storage EEPROM
Manufacturer
ATMEL [ATMEL Corporation]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AT94S10AL-25BQC
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT94S10AL-25BQI
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT94S10AL-25BQU
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT94S10AL-25DGC
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT94S10AL-25DGC
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
AT94S10AL-25DGI
Manufacturer:
Atmel
Quantity:
10 000
Programmer Functions
Reading Manufacturer’s
and Device Codes
Programming the Device
Important Note on AT94S Series
Configurators Programming
Verifying the Device
In-System Programming
Applications
2314D–FPSLI–2/04
SEQUENTIAL READ: Sequential Reads follow either a Current Address Read or a
Random Address Read. After the programmer receives a Data Byte, it may respond
with an Acknowledge Bit. As long as the Configurator receives an Acknowledge Bit, it
will continue to increment the Data Byte address and serially clock out sequential Data
Bytes until the memory address limit is reached.
terminated when the programmer does not respond with an Acknowledge Bit but
instead generates a Stop Condition following the receipt of a Data Byte.
Note:
The following programmer functions are supported while the Configurator is in program-
ming mode (i.e., when SER_EN is driven Low):
1. Read the Manufacturer’s Code and the Device Code (optional for ISP).
2. Program the device.
3. Verify the device.
In the order given above, they are performed in the following manner.
On AT17LV010 Configurator, the sequential reading of these bytes are accomplished by
performing a Random Read at EEPROM Address 040000H.
The correct codes are:
Note:
All the bytes in a given page must be written. The page access order is not important but
it is suggested that the Configurator be written sequentially from address 0. Writing is
accomplished by using the cSDA and cSCK pins.
The first byte of data will not be cached for read back during FPGA Configuration (i.e.,
when SER_EN is driven High) until the Configurator is power-cycled.
All bytes in the Configurator should be read and compared to their intended values.
Reading is done using the cSDA and cSCK pins.
The AT94S Series Configurators are in-system (re)programmable (ISP). The example
shown on the following page supports the following programmer functions:
1. Read the Manufacturer’s Code and the Device Code.
2. Program the device.
3. Verify the device data.
While Atmel’s Secure FPSLIC Configurators can be programmed from various sources
(e.g., on-board microcontrollers or PLDs), the applications shown here are designed to
facilitate users of our ATDH2225 Configurator Programming Cable. The typical system
setup is shown in Figure 3.
The pages within the configuration EEPROM can be selectively rewritten.
This document is limited to example implementations for Atmel’s AT94S application.
Manufacturers Code -Byte 0
Device Code
1. If an ACK is sent by the programmer after the data in the last memory address is sent
The Manufacturer’s Code and Device Code are read using the byte ordering specified for
Data Bytes; i.e., LSB first, MSB last.
by the configurator, the internal address counter will “rollover” to the first byte address
of the memory array and continue to send data as long as an ACK is sent by the
programmer.
- Byte 1 F7
1E
AT17LV010
AT94S Secure Family
(1)
The Sequential Read instruction is
11

Related parts for AT94S10AL