ADT7476ARQH ONSEMI [ON Semiconductor], ADT7476ARQH Datasheet - Page 63

• Manufacturer Part Number: ADT7476ARQH
• Description: dBCOOL Remote Thermal Controller and Voltage Monitor
• Manufacturer: ONSEMI [ON Semiconductor]

1. This register become read−only when the Configuration Register 1 lock bit is set to 1. Any further attempts to write to to this register have no
Table 47. Register 0x78 — Configuration Register 3 (Power−On Default = 0x00)
Table 48. Register 0x79 — THERM Timer Status Register (Power−On Default = 0x00)
Table 49. Register 0x7A — THERM Timer Limit Register (Power−On Default = 0x00)
Bit No.
Bit No.
Bit No.
[7:1]
[7:0]
effect.
[0]
[1]
[2]
[3]
[4]
[5]
[6]
[7]
[0]
Mnemonic
Mnemonic
Mnemonic
THERM/
BOOST
ALERT
ASRT/
TMR0
FAST
LIMT
TMR
2.5V
DC1
DC2
DC3
DC4
R/W (Note 1)
Read−only
Read−only
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Pin14FUNC
00
01
10
11
00
01
10
11
ALERT = 1, Pin 10 (PWM2/ SMBALERT) is configured as an SMBALERT interrupt output to
indicate out−of−limit error conditions.
ALERT = 0, Pin 10 (PWM2/ SMBALERT) is configured as the PWM2 output.
THERM = 1 enables THERM functionality on Pin 22 and Pin 14, if Pin 14 is configured as
THERM, determined by Bits 0 and 1 (PIN14FUNC) of Configuration Register 4. When THERM
is asserted, if the fans are running and the BOOST bit is set, then the fans run at full speed.
Alternatively, THERM can be programmed so that a timer is triggered to time how long THERM
has been asserted.
THERM = 0 enables 2.5V measurement on Pin 22 and disables THERM. If Bits [5:7] of
Configuration Register 5 are set, THERM is bidirectional. If they are 0, THERM is a timer input
only.
When THERM is an input and BOOST = 1, assertion of THERM causes all fans to run at the
maximum programmed duty cycle for fail−safe cooling.
FAST = 1 enables fast TACH measurements on all channels. This increases the TACH
measurement rate from once per second to once every 250 ms (4x).
DC1 = 1 enables TACH measurements to be continuously made on TACH1. Fans must be
driven by dc. Setting this bit prevents pulse stretching because it is not required for dc driven
motors.
DC2 = 1 enables TACH measurements to be continuously made on TACH2. Fans must be
driven by dc. Setting this bit prevents pulse stretching because it is not required for dc driven
motors.
DC3 = 1 enables TACH measurements to be continuously made on TACH3. Fans must be
driven by dc. Setting this bit prevents pulse stretching because it is not required for dc driven
motors.
DC4 = 1 enables TACH measurements to be continuously made on TACH4. Fans must be
driven by dc. Setting this bit prevents pulse stretching because it is not required for dc driven
motors.
Times how long THERM input is asserted. These seven bits read 0 until the THERM
assertion time exceeds 45.52 ms.
This bit is set high on the assertion of the THERM input and is cleared on read. If the THERM
assertion time exceeds 45.52 ms, this bit is set and becomes the LSB of the 8−bit TMR
reading. This allows THERM assertion times from 45.52 ms to 5.82 sec to be reported back
with a resolution of 22.76 ms.
Sets maximum THERM assertion length allowed before an interrupt is generated. This is an
8−bit limit with a resolution of 22.76 ms allowing THERM assertion limits of 45.52 ms to
5.82 sec to be programmed. If the THERM assertion time exceeds this limit, Bit 5 (F4P) of
Interrupt Status Register 2 (0x42) is set. If the limit value is 0x00, an interrupt is generated
immediately on the assertion of the THERM input.
http://onsemi.com
63
THERM/2.5 V
0
0
0
0
1
1
1
1
Description
Description
Description
Pin 22
+2.5 V
+2.5 V
+2.5 V
+2.5 V
THERM
+2.5 V
THERM
THERM
IN
IN
IN
IN
IN
Pin 14
TACH4
THERM
SMBALERT
GPIO6
TACH4
THERM
SMBALERT
GPIO6