HN58X2408I HITACHI [Hitachi Semiconductor], HN58X2408I Datasheet
HN58X2408I
Related parts for HN58X2408I
HN58X2408I Summary of contents
Page 1
... HN58X2408I/HN58X2416I HN58X2432I/HN58X2464I 8k EEPROM (1-kword 8-bit)/16k EEPROM (2-kword 8-bit) 32k EEPROM (4-kword 8-bit)/64k EEPROM(8-kword 8-bit) Description HN58X24xxI series are two-wire serial interface EEPROM (Electrically Erasable and Programmable ROM). They realize high speed, low power consumption and a high level of reliability by employing advanced MNOS memory technology and CMOS process and low voltage circuitry technology ...
Page 2
... HN58X2408I/HN58X2416I/HN58X2432I/HN58X2464I Small size packages: TSSOP-8pin and SOP-8pin Shipping tape and reel TSSOP 8-pin: 3,000 IC/reel SOP 8-pin: 2,500 IC/reel Temperature range: – Note trademark of Philips Corporation. Ordering Information Type No. Internal organization Operating voltage Frequency Package HN58X2408FPI 8k bit (1024 ...
Page 3
... HN58X2408I/HN58X2416I/HN58X2432I/HN58X2464I Pin Description Pin name Function Device address SCL Serial clock input SDA Serial data input/output WP Write protect V Power supply CC V Ground SS Block Diagram A0, A1, A2 SCL SDA Absolute Maximum Ratings Parameter Supply voltage relative Input voltage relative to V ...
Page 4
... HN58X2408I/HN58X2416I/HN58X2432I/HN58X2464I DC Operating Conditions Parameter Supply voltage Input high voltage Input low voltage Operating temperature Note (min): –1.0 V for pulse width IL DC Characteristics (Ta = –40 to +85˚C, V Parameter Symbol Input leakage current I LI Output leakage current I LO Standby V current Read V current ...
Page 5
... HN58X2408I/HN58X2416I/HN58X2432I/HN58X2464I AC Characteristics (Ta = –40 to +85˚C, V Test Conditions Input pules levels 0 0 Input rise and fall time Input and output timing reference levels: 0.5 V Output load: TTL Gate + 100 pF Parameter Clock frequency Clock pulse width low Clock pulse width high ...
Page 6
... HN58X2408I/HN58X2416I/HN58X2432I/HN58X2464I Timing Waveforms Bus Timing t F SCL t SU.STA t HD.STA SDA (in) t SDA (out) Write Cycle Timing SCL D0 in SDA Write data (Address (n)) 6 1/f SCL t t LOW HIGH t HD.DAT Stop condition ACK (Internally controlled SU.DAT SU.STO t BUF Start condition ...
Page 7
... HN58X2408I/HN58X2416I/HN58X2432I/HN58X2464I Pin Function Serial Clock (SCL) The SCL pin is used to control serial input/output data timing. The SCL input is used to positive edge clock data into EEPROM device and negative edge clock data out of each device. Maximum clock rate is 400 kHz. Serial Input/Output Data (SDA) The SDA pin is bidirectional for serial data transfer ...
Page 8
... HN58X2408I/HN58X2416I/HN58X2432I/HN58X2464I Device Address (A0, A1, A2) Eight devices can be wired for one common data bus line as maximum. Device address pins are used to distinguish each device and device address pins should be connected to V code provided from SDA pin matches corresponding hard-wired device address pins A0 to A2, that one device can be activated ...
Page 9
... HN58X2408I/HN58X2416I/HN58X2432I/HN58X2464I Functional Description Start Condition A high-to-low transition of the SDA with the SCL high is needed in order to start read, write operation. (See start condition and stop condition) Stop Condition A low-to-high transition of the SDA with the SCL high is a stop condition. The stand-by operation starts after a read sequence by a stop condition ...
Page 10
... HN58X2408I/HN58X2416I/HN58X2432I/HN58X2464I Acknowledge All addresses and data words are serially transmitted to and from in 8-bit words. The receiver sends a zero to acknowledge that it has received each word. This happens during ninth clock cycle. The transmitter keeps bus open to receive acknowledgment from the receiver at the ninth clock. In the write operation, EEPROM sends a zero to acknowledge after receiving every 8-bit words ...
Page 11
... HN58X2408I/HN58X2416I/HN58X2432I/HN58X2464I Device Addressing The EEPROM device requires an 8-bit device address word following a start condition to enable the chip for a read or a write operation. The device address word consists of 4-bit device code, 3-bit device address code and 1-bit read/write(R/W) code. The most significant 4-bit of the device address word are used to distinguish device type and this EEPROM uses “ ...
Page 12
... HN58X2408I/HN58X2416I/HN58X2432I/HN58X2464I Write Operations Byte Write: A write operation requires an 8-bit device address word with R/W = “0”. Then the EEPROM sends acknowledgment "0" at the ninth clock cycle. After these, the 8kbit to 16kbit EEPROMs receive 8-bit memory address word, on the other hand the 32kbit and 64kbit EEPROMs receive 2 sequence 8-bit memory address words. Upon receipt of this memory address, the EEPROM outputs acknowledgment " ...
Page 13
... HN58X2408I/HN58X2416I/HN58X2432I/HN58X2464I Page Write: The EEPROM is capable of the page write operation which allows any number of bytes bytes to be written in a single write cycle. The page write is the same sequence as the byte write except for inputting the more write data. The page write is initiated by a start condition, device address word, memory address(n) and write data(Dn) with every ninth bit acknowledgment ...
Page 14
... HN58X2408I/HN58X2416I/HN58X2432I/HN58X2464I Acknowledge Polling: Acknowledge polling feature is used to show if the EEPROM internally-timed write cycle or not. This features is initiated by the stop condition after inputting write data. This requires the 8-bit device address word following the start condition during a internally-timed write cycle. Acknowledge polling will operate R/W code = “ ...
Page 15
... HN58X2408I/HN58X2416I/HN58X2432I/HN58X2464I Read Operation There are three read operations: current address read, random read, and sequential read. Read operations are initiated the same way as write operations with the exception of R/W = “1”. Current Address Read: The internal address counter maintains the last address accessed during the last read or write operation, with incremented by one. Current address read accesses the address kept by the internal address counter. After receiving a start condition and the device address word(R/W is “ ...
Page 16
... HN58X2408I/HN58X2416I/HN58X2432I/HN58X2464I Random Read: This is a read operation with defined read address. A random read requires a dummy write to set read address. The EEPROM receives a start condition, device address word(R/W=0) and memory address (8-bit for 8kbit to 16kbit EEPROMs, 2 outputs acknowledgment “0” after receiving memory address then enters a current address read with receiving a start condition. The EEPROM outputs the read data of the address which was defined in the dummy write operation. After receiving acknowledgment “ ...
Page 17
... HN58X2408I/HN58X2416I/HN58X2432I/HN58X2464I Sequential Read: Sequential reads are initiated by either a current address read or a random read. If the EEPROM receives acknowledgment “0” after 8-bit read data, the read address is incremented and the next 8-bit read data are coming out. This operation can be continued as long as the EEPROM receives acknowledgment “0”. The address will roll over and returns address zero if it reaches the last address of the last page ...
Page 18
... HN58X2408I/HN58X2416I/HN58X2432I/HN58X2464I Notes Data Protection at V On/Off CC When V is turned on or off, noise on the SCL and SDA inputs generated by external circuits (CPU, etc) CC may act as a trigger and turn the EEPROM to unintentional program mode. To prevent this unintentional programming, this EEPROM have a power on reset function. Be careful of the notices described below in order for the power on reset function to operate correctly ...
Page 19
... HN58X2408I/HN58X2416I/HN58X2432I/HN58X2464I Package Dimensions HN58X2408FPI/HN58X2416FPI/HN58X2432FPI/HN58X2464FPI (FP-8DB) 5.15 Max 8 1 1.27 +0.063 *0.42 –0.064 0.40 0.06 *Dimension including the plating thickness Base material dimension 4. 0.69 Max 0.60 0.10 0.25 M Hitachi Code JEDEC EIAJ Weight (reference value) 6.02 0.18 1.06 0 – 0.289 – 0.194 FP-8DB — — 0.08 g Unit ...
Page 20
... HN58X2408I/HN58X2416I/HN58X2432I/HN58X2464I HN58X2408TI/HN58X2416TI/HN58X2432TI/HN58X2464TI (TTP-8DA) 3.00 3.30 Max 0.65 +0.08 *0.22 –0.07 0.20 0.06 0.805 Max *Dimension including the plating thickness Base material dimension 20 0.13 M 6.40 0.20 0.10 Hitachi Code JEDEC EIAJ Mass (reference value) Unit: mm 1.00 0 – 8 0.50 0.10 TTP-8DA — — 0.034 g ...
Page 21
... HN58X2408I/HN58X2416I/HN58X2432I/HN58X2464I Cautions 1. Hitachi neither warrants nor grants licenses of any rights of Hitachi’s or any third party’s patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party’s rights, including intellectual property rights, in connection with use of the information contained in this document ...
Page 22
... HN58X2408I/HN58X2416I/HN58X2432I/HN58X2464I Revision Record Rev. Date Contents of Modification 1.0 Aug. 26, 1999 Initial issue 2.0 Nov. 26, 1999 Addition of Note Features Addition of contents for “Shipping tape and reel” and “Temperature range” Change of package code: TTP-8D to TTP-8DA 22 Drawn by Approved by T. Okada M. Terasawa ...