K4S161622D-TI/E10 Samsung semiconductor, K4S161622D-TI/E10 Datasheet - Page 32

no-image

K4S161622D-TI/E10

Manufacturer Part Number
K4S161622D-TI/E10
Description
1M x 16 SDRAM
Manufacturer
Samsung semiconductor
Datasheet
CLOCK
K4S161622D-TI/E
Page Write Cycle at Different Bank @Burst Length=4
A
ADDR
10
DQM
CKE
RAS
CAS
/AP
WE
DQ
CS
BA
*Note :
0
Row Active
(A-Bank)
RAa
RAa
1
1. To interrupt burst write by Row precharge, DQM should be asserted to mask invalid input data.
2. To interrupt burst write by Row precharge, both the write and the precharge banks must be the same.
2
3
(A-Bank)
DAa0 DAa1 DAa2
Write
CAa
4
Row Active
(B-Bank)
RBb
RBb
5
6
DAa3 DBb0 DBb1 DBb2 DBb3 DAc0 DAc1 DBd0 DBd1
tCDL
7
(B-Bank)
Write
CBb
8
9
HIGH
10
11
(A-Bank)
Write
CAc
12
13
(B-Bank)
Write
CBd
14
*Note 1
15
tRDL
(Both Banks)
Precharge
CMOS SDRAM
Rev 1.1 Jun '01
16
*Note 2
17
18
: Don't care
19

Related parts for K4S161622D-TI/E10