MT90520AG ZARLINK [Zarlink Semiconductor Inc], MT90520AG Datasheet - Page 46

no-image

MT90520AG

Manufacturer Part Number
MT90520AG
Description
8-Port Primary Rate Circuit Emulation AAL1 SAR
Manufacturer
ZARLINK [Zarlink Semiconductor Inc]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MT90520AG
Quantity:
19
Byte
Add
+3C
+3E
+00
+02
+3A
1024 entries
Buffer Size
15
128 entries
256 entries
512 entries
V
V
V
V R I R
V R I R
64 entries
S
U
S
U
S
U
I
I
I
U
U
P
U
P
P
Res
Res
Res
Res
Res
Table 11 - Formation of the Reassembly Circular Buffer Base Address
Add. and Size (Port 0, Ch. 29)
Add. and Size (Port 0, Ch. 30)
Add. and Size (Port 0, Ch. 31)
Add. and Size (Port 0, Ch. 0)
Add. and Size (Port 0, Ch. 1)
9
Reassembly Circular Buffer
Reassembly Circular Buffer
Reassembly Circular Buffer
Reassembly Circular Buffer
Reassembly Circular Buffer
Structure of the Reassembly Circular Buffer Address and Size Fields
{TDM_REASS_BASE_ADD, Reassembly Circ. Buffer Add. and Size<9:1>, 6’b0}
{TDM_REASS_BASE_ADD, Reassembly Circ. Buffer Add. and Size<9:2>, 7’b0}
{TDM_REASS_BASE_ADD, Reassembly Circ. Buffer Add. and Size<9:3>, 8’b0}
{TDM_REASS_BASE_ADD, Reassembly Circ. Buffer Add. and Size<9:4>, 9’b0}
{TDM_REASS_BASE_ADD, Reassembly Circ. Buffer Add. and Size<9:5>, 10’b0}
Figure 13 - TDM SDT Reassembly Control Structure
Address - 1024-entry buffer (5 bits)
0
9
Reassembly Circular Buffer Address
Reassembly Circular Buffer
Reassembly Circular Buffer Address
Word
Add
+1D
+1E
+1F
+00
+01
Reassembly Circular Buffer Address
512-entry buffer (6 bits)
Zarlink Semiconductor Inc.
256-entry buffer (7 bits)
Reassembly Circular Buffer Address
128-entry buffer (8 bits)
MT90520
Address to External Memory
64-entry buffer (9 bits)
V (Valid): If this bit is set, the channel’s output on DSTo and CSTo is valid. If this
bit is ‘0’, the channel’s output on DSTo and CSTo is tristated. Should be used for
mapping DS1 channels in 2.048 Mbps mode.
SU (Simple Underrun Service Enable): If this bit is set and a simple underrun is
detected, a status bit is set and the underrunning channel is reported in the port’s
TDM Control Register 4.
I (Idle Enable): If this bit is set, idle data (user-programmable via Main TDM Con-
trol Register 2) will be output on DSTo for the channel’s duration.
PU (Permanent Underrun Enable): If this bit is set and a permanent underrun is
detected, a status bit is set in the port’s TDM Control Register 4 and the under-
running channel is reported in the port’s TDM Control Registers 5 & 6.
Res, R (Reserved): Unused. Must be set to 0.
Reassembly Circular Buffer Address & Size. The size field of this entry indi-
cates if the Circular Buffer is 64, 128, 256, 512 or 1024 entries long. The leading
bits in the field, when appended with a number of least-significant zeroes, indi-
cate the Reassembly Circular Buffer word address, as shown in the drawing
below.
46
1 0 0 0 0
1 0 0 0
1 0 0
1 0
1
0
Data Sheet

Related parts for MT90520AG