ISL6609 INTERSIL [Intersil Corporation], ISL6609 Datasheet - Page 5

• Manufacturer Part Number: ISL6609
• Description: Synchronous Rectified MOSFET Driver
• Manufacturer: INTERSIL [Intersil Corporation]

Electrical Specifications
NOTE:
Functional Pin Description
Note: Pin numbers refer to the SOIC package. Check
diagram for corresponding QFN pinout.
UGATE (Pin 1)
Upper gate drive output. Connect to gate of high-side
N-Channel power MOSFET. A gate resistor is never
recommended on this pin, as it interferes with the operation
shoot-through protection circuitry.
BOOT (Pin 2)
Floating bootstrap supply pin for the upper gate drive.
Connect a bootstrap capacitor between this pin and the
PHASE pin. The bootstrap capacitor provides the charge
used to turn on the upper MOSFET. See the Bootstrap
Considerations section for guidance in choosing the
appropriate capacitor value.
PWM (Pin 3)
The PWM signal is the control input for the driver. The PWM
signal can enter three distinct states during operation, see the
Three-state PWM Input section for further details. Connect this
pin to the PWM output of the controller.
GND (Pin 4)
Ground pin. All signals are referenced to this node.
UGATE Turn-On Propagation Delay
LGATE Turn-On Propagation Delay
Three-state to UG/LG Rising Propagation
Delay
OUTPUT
Upper Drive Source Resistance
Upper Drive Sink Resistance
Lower Drive Source Resistance
Lower Drive Sink Resistance
4. Guaranteed by Characterization. Not 100% tested in production.
PARAMETER
5
These specifications apply for T
R
R
SYMBOL
R
R
UG_SRC
UG_SNK
t
LG_SRC
LG_SNK
t
PDHU
PDHL
t
PTS
ISL6609, ISL6609A
V
V
V
250mA Source Current
250mA Sink Current
250mA Source Current
250mA Sink Current
VCC
VCC
VCC
A
= 5V, Outputs Unloaded
= 5V, Outputs Unloaded
= 5V, Outputs Unloaded
= -40°C to 100°C, unless otherwise noted (Continued)
TEST CONDITIONS
LGATE (Pin 5)
Lower gate drive output. Connect to gate of the low side
N-Channel power MOSFET. A gate resistor is never
recommended on this pin, as it interferes with the operation
shoot-through protection circuitry.
VCC (Pin 6)
Connect this pin to a +5V bias supply. Locally bypass with a
high quality ceramic capacitor to ground.
EN (Pin 7)
Enable input pin. Connect this pin high to enable and low to
disable the driver.
PHASE (Pin 8)
Connect this pin to the source of the upper MOSFET. This
pin provides the return path for the upper gate driver current.
Thermal Pad (in QFN only)
The metal pad underneath the center of the IC is a thermal
substrate. The PCB “thermal land” design for this exposed
die pad should include vias that drop down and connect to
one or more buried copper plane(s). This combination of
vias for vertical heat escape and buried planes for heat
spreading allows the QFN to achieve its full thermal
potential. This pad should be either grounded or floating,
and it should not be connected to other nodes. Refer to
TB389 for design guidelines.
MIN
-
-
-
-
-
-
-
TYP
1.0
1.0
1.0
0.4
18
23
20
MAX
2.5
2.5
2.5
1.0
-
-
-
March 6, 2006
UNITS
FN9221.1
ns
ns
ns
Ω
Ω
Ω
Ω