HY5DU283222AF-5 HYNIX [Hynix Semiconductor], HY5DU283222AF-5 Datasheet - Page 3

• Manufacturer Part Number: HY5DU283222AF-5
• Description: 128M(4Mx32) GDDR SDRAM
• Manufacturer: HYNIX [Hynix Semiconductor]

DESCRIPTION
The Hynix HY5DU283222 is a 134,217,728-bit CMOS Double Data Rate(DDR) Synchronous DRAM, ideally suited for the
point-to-point applications which requires high bandwidth.
The Hynix 4Mx32 DDR SDRAMs offer fully synchronous operations referenced to both rising and falling edges of the
clock. While all addresses and control inputs are latched on the rising edges of the CK (falling edges of the /CK), Data,
Data strobes and Write data masks inputs are sampled on both rising and falling edges of it. The data paths are inter-
nally pipelined and 2-bit prefetched to achieve very high bandwidth. All input and output voltage levels are compatible
with SSTL_2.
FEATURES
•
•
•
•
•
•
•
•
ORDERING INFORMATION
Rev. 0.7 / Jun. 2004
HY5DU283222AF-2
HY5DU283222AF-22
HY5DU283222AF-25
HY5DU283222AF-28
HY5DU283222AF-33
HY5DU283222AF-36
HY5DU283222AF-4
HY5DU283222AF-5
2.5V +/- 5% V
supports 300 / 275 / 250 / 200 MHz
2.8V +/- 5% V
supports 500/450/400/350MHz
All inputs and outputs are compatible with SSTL_2
interface
12mm x 12mm, 144ball FBGA with 0.8mm pin pitch
Fully differential clock inputs (CK, /CK) operation
Double data rate interface
Source synchronous - data transaction aligned to
bidirectional data strobe (DQS0 ~ DQS3)
Data outputs on DQS edges when read (edged DQ)
Data inputs on DQS centers when write (centered
DQ)
Part No.
DD
DD
and V
and V
DDQ
DDQ
power supply
power supply
V
V
V
V
Supply
DDQ
DDQ
Power
DD
DD
2.8V
2.5V
2.8V
2.5V
Frequency
500MHz
450MHz
400MHz
350MHz
300MHz
275MHz
250MHz
200MHz
Clock
•
•
•
•
•
•
•
•
•
•
Data(DQ) and Write masks(DM) latched on the both
rising and falling edges of the data strobe
All addresses and control inputs except Data, Data
strobes and Data masks latched on the rising edges
of the clock
Write mask byte controls by DM (DM0 ~ DM3)
Programmable /CAS Latency 5, 4 and 3 supported
Programmable Burst Length 2 / 4 / 8 with both
sequential and interleave mode
Internal 4 bank operations with single pulsed /RAS
tRAS Lock-Out function supported
Auto refresh and self refresh supported
4096 refresh cycles 32ms
Half strength and Matched Impedance driver option
controlled by EMRS
Max Data Rate
1000Mbps/pin
900Mbps/pin
800Mbps/pin
700Mbps/pin
600Mbps/pin
550Mbps/pin
500Mbps/pin
400Mbps/pin
interface
SSTL_2
HY5DU283222AF
12mm x 12mm
144Ball FBGA
Package
3