HY5PS1G831LF-C4 HYNIX [Hynix Semiconductor], HY5PS1G831LF-C4 Datasheet - Page 9

no-image

HY5PS1G831LF-C4

Manufacturer Part Number
HY5PS1G831LF-C4
Description
1Gb DDR2 SDRAM
Manufacturer
HYNIX [Hynix Semiconductor]
Datasheet
Rev. 1.2 / Dec 2006
2. Maximum DC Ratings
2.2 Operating Temperature Condition
2.1 Absolute Maximum DC Ratings
1. Operating Temperature is the case surface temperature on the center/top side of the DRAM. For the measurement conditions,
2. The operatin temperature range are the temperature where all DRAM specification will be supported. Outside of this temperature
1. .
2. Storage Temperature is the case surface temperature on the denter/top side of the DRAM. For the measurement conditions.
Symbol
V
Symbol
VDDQ
VDDL
Toper
IN
please refer to JESD51-2 standard.
rang, even it is still within the limit of stress condition, some deviation on portion of operation specification may be required. During
operation, the DRAM case temperature must be maintained between 0 ~ 85°C under all other specification parameters. However,
in some applications, it is desirable to operate the DRAM up to 95°C case temperature. Therefore 2 spec options may exist.
1) Supporting 0 - 85°C with full JEDEC AC & DC specifications. This is the minimum requirements for all oprating temperature
2) Supporting 0 - 85°C and being able to extend to 95°C with doubling auto-refresh commands in frequency to a 32 ms
Note; Currently the periodic Self-Refresh interval is hard coded within the DRAM to a specificic value.
There is a migration plan to support higher temperature Self-Refresh entry via the control of EMRS(2) bit A7. However, since
1) if SPD Byte 49 Bit 0 is a “0” means DRAM does not support Self-Refresh at higher than 85°C, then system have to ensure
2) if SPD Byte 49 Bit 0 is a “1” means DRAM supports Self-Refresh at higher than 85°C case temperature, then system can
VDD
T
stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational
sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reli-
ability.
Please refer to JESD51-2 standard.
,
STG
V
options.
period(tRFI=3.9us).
Self-Refresh control function is a migrated process. For our DDR2 module user, it is imperative to check SPD Byte 49 Bit 0
to ensure the DRAM parts support higer than 85°C case temperature Self-Refresh entry.
the DRAM is at or below 85°C case temperature before initiating Self-Refresh operation.
use register bit A7 at EMRS(2) control DRAM to operate at proper Self-Refresh rate for higher temperature. Please also
refer to EMRS(2) register definition section and DDR2 DIMM SPD definition for details.
OUT
Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a
Operating Temperature
Voltage on VDD pin relative to Vss
Voltage on VDDQ pin relative to Vss
Voltage on VDDL pin relative to Vss
Voltage on any pin relative to Vss
Storage Temperature
Parameter
Parameter
- 1.0 V ~ 2.3 V
- 0.5 V ~ 2.3 V
- 0.5 V ~ 2.3 V
- 0.5 V ~ 2.3 V
-55 to +100
Rating
Rating
0 to 85
1HY5PS1G431(L)F
1HY5PS1G831(L)F
Units
Units
°C
°C
V
V
V
V
Notes
Notes
1, 2
1,2
1
1
1
1
9

Related parts for HY5PS1G831LF-C4