S9S12GN32F0VLF Freescale Semiconductor, S9S12GN32F0VLF Datasheet - Page 644

no-image

S9S12GN32F0VLF

Manufacturer Part Number
S9S12GN32F0VLF
Description
16-bit Microcontrollers - MCU 16-bit32k Flash 2k RAM
Manufacturer
Freescale Semiconductor
Datasheet

Specifications of S9S12GN32F0VLF

Rohs
yes
Core
S12
Processor Series
MC9S12G
Data Bus Width
16 bit
Maximum Clock Frequency
25 MHz
Program Memory Size
32 KB
Data Ram Size
2048 B
On-chip Adc
Yes
Operating Supply Voltage
3.13 V to 5.5 V
Operating Temperature Range
- 40 C to + 85 C
Package / Case
TSSOP-20
Mounting Style
SMD/SMT

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
S9S12GN32F0VLF
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
S9S12GN32F0VLFR
Manufacturer:
FREESCALE
Quantity:
20 000
Pulse-Width Modulator (S12PWM8B8CV2)
19.3.2.5
The PWMCAE register contains eight control bits for the selection of center aligned outputs or left aligned
outputs for each PWM channel. If the CAEx bit is set to a one, the corresponding PWM output will be
center aligned. If the CAEx bit is cleared, the corresponding PWM output will be left aligned. See
Section 19.4.2.5, “Left Aligned Outputs”
detailed description of the PWM output modes.
Read: Anytime
Write: Anytime
646
Module Base + 0x0004
PCKB[2:0]
PCKA[2:0]
s
Reset
Field
6–4
2–0
W
R
CAE7
Prescaler Select for Clock B — Clock B is one of two clock sources which can be used for all channels. These
three bits determine the rate of clock B, as shown in
Prescaler Select for Clock A — Clock A is one of two clock sources which can be used for all channels. These
three bits determine the rate of clock A, as shown in
PWM Center Align Enable Register (PWMCAE)
0
7
Write these bits only when the corresponding channel is disabled.
Figure 19-7. PWM Center Align Enable Register (PWMCAE)
CAE6
PCKA/B2
0
6
0
0
0
0
1
1
1
1
Table 19-8. Clock A or Clock B Prescaler Selects
Table 19-7. PWMPRCLK Field Descriptions
MC9S12G Family Reference Manual,
CAE5
PCKA/B1
0
5
0
0
1
1
0
0
1
1
and
Section 19.4.2.6, “Center Aligned Outputs”
CAE4
PCKA/B0
NOTE
0
4
0
1
0
1
0
1
0
1
Description
Table
Table
CAE3
19-8.
19-8.
0
3
Value of Clock A/B
Bus clock / 128
Bus clock / 16
Bus clock / 32
Bus clock / 64
Bus clock / 2
Bus clock / 4
Bus clock / 8
Rev.1.23
Bus clock
CAE2
0
2
Freescale Semiconductor
CAE1
0
1
for a more
CAE0
0
0

Related parts for S9S12GN32F0VLF