S9S12GN16F0MLF Freescale Semiconductor, S9S12GN16F0MLF Datasheet - Page 287

• Manufacturer Part Number: S9S12GN16F0MLF
• Description: 16-bit Microcontrollers - MCU 16-bit16k Flash 2k RAM
• Manufacturer: Freescale Semiconductor

Specifications of S9S12GN16F0MLF

• Rohs: yes
• Core: S12
• Processor Series: MC9S12G
• Data Bus Width: 16 bit
• Maximum Clock Frequency: 25 MHz
• Program Memory Size: 16 KB
• Data Ram Size: 1024 B
• On-chip Adc: Yes
• Operating Supply Voltage: 3.13 V to 5.5 V
• Operating Temperature Range: - 40 C to + 85 C
• Package / Case: TSSOP-20
• Mounting Style: SMD/SMT

Chapter 7
Background Debug Module (S12SBDMV1)
7.1
This section describes the functionality of the background debug module (BDM) sub-block of the HCS12S
core platform.
The background debug module (BDM) sub-block is a single-wire, background debug system implemented
in on-chip hardware for minimal CPU intervention. All interfacing with the BDM is done via the BKGD
pin.
The BDM has enhanced capability for maintaining synchronization between the target and host while
allowing more flexibility in clock rates. This includes a sync signal to determine the communication rate
and a handshake signal to indicate when an operation is complete. The system is backwards compatible to
the BDM of the S12 family with the following exceptions:
7.1.1
The BDM includes these distinctive features:
Freescale Semiconductor
•
•
•
•
•
•
•
•
Revision Number
TAGGO command not supported by S12SBDM
External instruction tagging feature is part of the DBG module
S12SBDM register map and register content modified
Family ID readable from BDM ROM at global address 0x3_FF0F in active BDM
(value for devices with HCS12S core is 0xC2)
Clock switch removed from BDM (CLKSW bit removed from BDMSTS register)
Single-wire communication with host development system
Enhanced capability for allowing more flexibility in clock rates
SYNC command to determine communication rate
Introduction
1.03
1.04
1.05
1.06
Features
14.May.2009
30.Nov.2009
07.Dec.2010
02.Mar.2011
Date
MC9S12G Family Reference Manual, Rev.1.23
7.3.2.2/7-295
Table 7-1. Revision History
Sections
Affected
7.2/7-291
Corrected BPAE bit description.
Removed references to fixed VCO frequencies
Internal Conditional text only
Internal Conditional text only
Standardized format of revision history table header.
Summary of Changes
289