PSD813F2A-90J STMicroelectronics, PSD813F2A-90J Datasheet - Page 98

IC FLASH 1MBIT 90NS 52PLCC

PSD813F2A-90J

Manufacturer Part Number
PSD813F2A-90J
Description
IC FLASH 1MBIT 90NS 52PLCC
Manufacturer
STMicroelectronics
Datasheet

Specifications of PSD813F2A-90J

Format - Memory
FLASH
Memory Type
FLASH
Memory Size
1M (128K x 8)
Speed
90ns
Interface
Parallel
Voltage - Supply
4.5 V ~ 5.5 V
Operating Temperature
0°C ~ 70°C
Package / Case
52-PLCC
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
497-1988-5

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PSD813F2A-90J
Manufacturer:
ST
Quantity:
6
Part Number:
PSD813F2A-90J
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
PSD813F2A-90JI
Manufacturer:
FSC
Quantity:
30 000
Part Number:
PSD813F2A-90JI
Manufacturer:
ST
Quantity:
2 688
Part Number:
PSD813F2A-90JI
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
PSD813F2A-90JI
Manufacturer:
ST
Quantity:
20 000
Part Number:
PSD813F2A-90JI/PLCC/ST
Manufacturer:
ST
0
Part Number:
PSD813F2A-90JIT
Manufacturer:
ST
0
PSD813F2V, PSD854F2V
Table 68. ISC Timing (3V devices)
Note: 1. For non-PLD Programming, Erase or in ISC by-pass mode.
Table 69. Power-down Timing (5V devices)
Note: 1. t
Table 70. Power-down Timing (3V devices)
Note: 1. t
98/109
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
Symbol
Symbol
Symbol
ISCCF
ISCCH
ISCCL
ISCCFP
ISCCHP
ISCCLP
ISCPSU
ISCPH
ISCPCO
ISCPZV
ISCPVZ
LVDV
CLWH
LVDV
CLWH
2. For Program or Erase PLD only.
CLCL
CLCL
Clock (TCK, PC1) Frequency (except for
PLD)
Clock (TCK, PC1) High Time (except for
PLD)
Clock (TCK, PC1) Low Time (except for
PLD)
Clock (TCK, PC1) Frequency (PLD only)
Clock (TCK, PC1) High Time (PLD only)
Clock (TCK, PC1) Low Time (PLD only)
ISC Port Set Up Time
ISC Port Hold Up Time
ISC Port Clock to Output
ISC Port High-Impedance to Valid Output
ISC Port Valid Output to
High-Impedance
ALE Access Time from Power-down
Maximum Delay from
APD Enable to Internal PDN Valid
Signal
ALE Access Time from Power-down
Maximum Delay from APD Enable to
Internal PDN Valid Signal
is the period of CLKIN (PD1).
is the period of CLKIN (PD1).
Parameter
Parameter
Parameter
Doc ID 10552 Rev 3
Using CLKIN
Using CLKIN
Conditions
Conditions
Conditions
(PD1)
(PD1)
(Note
(Note
(Note
(Note
(Note
(Note
1
1
1
2
2
2
)
)
)
)
)
)
Min Max Min Max Min Max
240
240
Min Max Min Max Min Max
Min Max Min Max Min Max
40
40
12
5
-12
-70
-12
145
12
30
30
30
80
2
15 * t
15 * t
240
240
45
45
13
5
-15
-90
-15
CLCL
CLCL
150
10
36
36
36
90
2
1
1
240
240
51
51
15
5
-20
-15
-20
150
200
40
40
40
9
2
MHz
MHz
Unit
Unit
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
µs
ns
µs

Related parts for PSD813F2A-90J