ISL97635AIRZ-TK Intersil, ISL97635AIRZ-TK Datasheet - Page 13

• Manufacturer Part Number: ISL97635AIRZ-TK
• Description: IC LED DRVR WHT/RGB BCKLGT 24QFN
• Manufacturer: Intersil
• Type: Backlight, White LED, RGBr

Specifications of ISL97635AIRZ-TK

• Topology: PWM, Step-Up (Boost)
• Number Of Outputs: 6
• Internal Driver: Yes
• Type - Primary: Automotive, Backlight
• Type - Secondary: RGB, White LED
• Frequency: 600kHz, 1.2MHz
• Voltage - Supply: 6 V ~ 24 V
• Voltage - Output: 34.5V
• Mounting Type: Surface Mount
• Package / Case: 24-VQFN
• Operating Temperature: -40°C ~ 85°C
• Current - Output / Channel: 35mA
• Internal Switch(s): Yes
• Efficiency: 91%
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: ISL97635AIRZ-TK

is controlled by the internally generated PWM signal as
shown in Equation 11:
Where BRT is the value held in register 0x00 (default setting
0xFF). The PWMO pin is internally driven to 0.21V via a
40kΩ resistor when the PWMI/EN pin is in logic high, any
overdrive circuit will need to be able to drive up to 40µA in
order to overcome this.
The DC-to-PWM controlled PWM frequency is adjusted by a
capacitor at the FPWM pin, which will be described in “PWM
Dimming Frequency Adjustment” on page 13.
For example, if PWMO is applied with a DC voltage ≥1.21V,
the output will be zero. On the other hand, if the PWMO is
applied with a DC voltage ≤ 0.21V, the PWM duty cycle will
be at its maximum. If the PWMO pin is applied with a DC
voltage of 0.31V, the PWM duty cycle will be at 90% at
200Hz if C
PWM Dimming Frequency Adjustment
(Applicable to SMBus controlled PWM, DPST, and
DC-to-PWM Modes)
Except for the external PWM dimming mode where the
frequency follows the external signal’s, the dimming
frequencies of the other modes are set by an external
capacitor C
where F
For example, if FPWM = 200Hz, C
The PWM dimming frequency can be for example 20kHz but
there are a minimum on and off time requirements such that
the dimming will be in the range of 10% to 99.5%. If the
dimming frequency is below 5kHz, the dimming range can
be 1% to 99.5%.
In the DPST and DC-to-PWM modes, a C
also needed. An internal 40kΩ and an external C
PWMO pin form a low pass network to filter the PWMI to an
averaged DC. As a result, the time constant of the 40kΩ and
C
period, t, such that:
For example, if F
or above, a 220nF C
external PWMI signal to be filtered as an averaged DC. Also,
the F
between 100Hz to 2kHz and at least five times smaller than
the external PWMI frequency when DPST mode is used.
I
C
40kΩ x C
LED ave
PWMO
FPWM
(
PWM
should be significantly larger than the external PWMI
PWM
)
=
PWMO
=
frequency in the DPST mode should be limited
FPWM
5.4μ F
FPWM
I
LED
is the desirable PWM dimming frequency.
⁄
>t
= 27nF.
PWM
×
at the FPWM pin as shown in Equation 12:
PWM
BRT 255
PWMO
is 200Hz and external PWMI is 1kHz
⁄
can be chosen that allows the
×
13
(
1
–
(
FPWM
V PWMO
(
= 5.4µ/200 = 27nF
PWMO
) 0.21
–
PWMO
capacitor is
)
)
(EQ. 12)
(EQ. 13)
(EQ. 11)
at the
ISL97635A
Switching Frequency
An internal clock of 1.2MHz is used for the boost regulator
control of the LX pin in default. There are 2 levels of
switching frequencies: 600kHz or 1.2MHz. Each can be
programmed in the Configuration Register 0x08 bit 2. The
default switching frequency is at 1.2MHz.
5V Low Dropout Regulator
A 5.2V LDO regulator is present at the VDC pin to develop
the necessary low voltage supply which is used by the chips
internal control circuitry. Because VDC is an LDO pin, it
requires a bypass capacitor of 1µF or more for the
regulation. For applications with an input voltage ≤ 5.5V, the
VIN and VDC pins can be connected together. The VDC pin
can be used as a coarse reference with few mA sourcing
capability.
In-rush Control and Soft-start
The ISL97635A has separately built-in independent inrush
control and soft-start functions. The inrush control function is
built around the short circuit protection FET, and is only
available in applications which include this device. At
start-up, the fault protection FET is turned on slowly due to a
30µA pull-down current output from the FAULT pin. This
discharges the fault FET's gate-source capacitance, turning
on the FET in a controlled fashion. As this happens, the
output capacitor is charged slowly through the weakly turned
on FET before it becomes fully enhanced. This results in a
low in-rush current. This current can be further reduced by
adding a capacitor (in the 1nF to 5nF range) across the
gate-source terminals of the FET.
Once the chip detects that the fault protection FET is turned
on hard, it is assumed that inrush is complete. At this point,
the boost regulator will begin to switch and the current in the
inductor will ramp-up. The current in the boost power switch
is monitored and the switching terminated in any cycle
where the current exceeds the current limit. The ISL97635A
includes a soft-start feature where this current limit starts at a
low value (375mA). This is stepped up to the final 3A current
limit in seven further steps of 375mA. These steps will
happen over a 1ms total time, such that after 1ms the final
limit will be reached. This allows the output capacitor to be
charged to the required value at a low current limit and
prevents high input current for systems that have only a low
to medium output current requirement.
For systems with no master fault protection FET, the in-rush
current will flow towards C
determined by the ramp rate of VIN and the values of C
and L.
OUT
when VIN is applied and it is
December 22, 2008
FN6564.2
OUT