ISL6524ACBZA-T Intersil, ISL6524ACBZA-T Datasheet
ISL6524ACBZA-T
Specifications of ISL6524ACBZA-T
Related parts for ISL6524ACBZA-T
ISL6524ACBZA-T Summary of contents
Page 1
... PACKAGE ISL6524ACB SOIC ISL6524ACBZ* (Note SOIC (Pb-free) M28.3 ISL6524ACBZA-T (Note SOIC (Pb-free) M28.3 ISL6524EVAL1 Evaluation Board *Add “-T” suffix for tape and reel. NOTE: Intersil Pb-free products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations ...
Page 2
VSEN3 1.5V or 1.26V VAUX EA3 - DRIVE3 + x0.75 x0.75 + DRIVE4 - EA4 + 1.8V or 1.26V VSEN4 - FIX INHIBIT DRIVE2 VSEN2 - + EA2 UV2 - + x0.90 + SET 1. OSCILLATOR CLK > ...
Page 3
IN V OUT2 +3. OUT3 +12V IN + OUT2 1.2V C OUT2 VTT POWERGOOD +3. OUT3 1.5V C OUT3 Q5 V OUT4 1.8V C OUT4 3 ...
Page 4
Absolute Maximum Ratings Supply Voltage .+15V CC ...
Page 5
Electrical Specifications Recommended Operating Conditions, Unless Otherwise Noted. Refer to Figures 1, 2 and 3 (Continued) PARAMETER PWM CONTROLLERS GATE DRIVERS UGATE Source UGATE Sink LGATE Source LGATE Sink PROTECTION VSEN1 Over-Voltage (VSEN1/DACOUT) FAULT Sourcing Current OCSET Current Source Soft-Start ...
Page 6
Functional Pin Descriptions VCC (Pin 28) Provide a 12V bias supply for the IC to this pin. This pin also provides the gate bias charge for all the MOSFETs controlled by the IC. The voltage at this pin is monitored ...
Page 7
This way, the output voltage of the two regulators can be adjusted from 1.26V up to the input voltage (+3.3V or +5V; VOUT4 can only be set from 1.7V up) by way of an external resistor divider connected at the ...
Page 8
ATX 12V 10V VTTPG SS13 ATX 5V SS24 PGOOD 0V 3.0V ATX 3.3V V (1.8V) OUT4 V (1.5V) OUT3 TIME FIGURE 6. SOFT-START INTERVAL The time interval is dependent upon ...
Page 9
OC1 comparator trips when the voltage across exceeds the level programmed by R DS(ON) inhibits outputs 1, 2, and 3, discharges the soft-start capacitor C with 28µA current sink, ...
Page 10
TABLE 1. OUT1 OUTPUT VOLTAGE PROGRAM PIN NAME VID3 VID2 VID1 VID0 ...
Page 11
Dedicate another solid layer as a power plane and break this plane into smaller islands of common voltage levels. The power plane should support the input power and output power nodes. Use ...
Page 12
Compensation Break Frequency Equations 1 ----------------------------------- × × 2π ------------------------------------------------------ - × × 2π Figure 12 shows an ...
Page 13
During this interval the difference between the inductor current and the transient current level must be supplied by the output capacitor(s). Minimizing the ...
Page 14
OR LESS +12V VCC ISL6524A Q1 UGATE PHASE LGATE PGND GND FIGURE 13. UPPER GATE DRIVE - DIRECT V 14 Linear Controllers Transistor Selection The ISL6524A linear controllers are compatible with both NPN bipolar as well ...
Page 15
... OUT4 +1.8V + C20 560µF 15 and +12VDC. For detailed information on the circuit, including a Bill-of-Materials and circuit board description, see ), the GTL Application Note AN9925. Also see the Intersil web site at OUT1 ), and the www.intersil.com OUT3 ) from +3.3V, +5VDC, L1 1µ 680µ ...
Page 16
... Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use ...