LT3435EFE#PBF Linear Technology, LT3435EFE#PBF Datasheet - Page 7

• Manufacturer Part Number: LT3435EFE#PBF
• Description: IC REG SW HV 3A 500KHZ 16-TSSOP
• Manufacturer: Linear Technology
• Type: Step-Down (Buck)r

Specifications of LT3435EFE#PBF

• Internal Switch(s): Yes
• Synchronous Rectifier: No
• Number Of Outputs: 1
• Voltage - Output: 1.25 ~ 54 V
• Current - Output: 3A
• Frequency - Switching: 500kHz
• Voltage - Input: 3.3 ~ 60 V
• Operating Temperature: -40°C ~ 125°C
• Mounting Type: Surface Mount
• Package / Case: 16-TSSOP Exposed Pad, 16-eTSSOP, 16-HTSSOP
• Primary Input Voltage: 60V
• No. Of Outputs: 1
• Output Voltage: 68V
• Output Current: 2.4A
• No. Of Pins: 16
• Operating Temperature Range: -40°C To +125°C
• Msl: MSL 1 - Unlimited
• Rohs Compliant: Yes
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Power - Output: -

PI FU CTIO S
When the PGFB pin rises above V
from the C
age on the external capacitor reaches an internal clamp
(V
resultant PG delay time is given by t = C
voltage on the PGFB pin drops below V
discharged rapidly to 0V and PG will be active low with a
200µA sink capability. If the C
condition) during normal operation and SHDN is taken low,
the C
when SHDN is returned high. See the Power Good section
in Applications Information for details.
GND (Pins 8, 17): The GND pin connection acts as the
reference for the regulated output, so load regulation will
suffer if the “ground” end of the load is not at the same
voltage as the GND pin of the IC. This condition will occur
when load current or other currents flow through metal
paths between the GND pin and the load ground. Keep the
path between the GND pin and the load ground short and
use a ground plane when possible. The GND pin also acts
as a heat sink and should be soldered (along with the
exposed leadframe) to the copper ground plane to reduce
thermal resistance (see Applications Information).
C
output voltage determines the output voltage ramp rate
during start-up. When the current through the C
tor exceeds the C
the output is limited. The C
the FB voltage (see Typical Performance Characteristics)
and is defeated for FB voltage greater than 0.9V (typical).
See Soft-Start section in Applications Information for
details.
BIAS (Pin 10): The BIAS pin is used to improve efficiency
when operating at higher input voltages and light load
current. Connecting this pin to the regulated output volt-
age forces most of the internal circuitry to draw its
operating current from the output voltage rather than the
input supply. This architecture increases efficiency espe-
cially when the input voltage is much higher than the
output. Minimum output voltage setting for this mode of
operation is 3V.
V
and the input of the peak switch current comparator. It is
SS
C
CT
U
(Pin 11): The V
(Pin 9): A capacitor from the C
), the PG pin becomes a high impedance node. The
T
pin will be discharged and a delay period will occur
U
T
pin into the external capacitor. When the volt-
SS
C
pin is the output of the error amplifier
U
threshold (I
SS
T
threshold is proportional to
pin is clamped (Power Good
CSS
PGFB
SS
), the voltage ramp of
, current is sourced
pin to the regulated
CT
PGFB
• V
, C
CT
SS
/I
CT
CT
capaci-
will be
. If the
normally used for frequency compensation, but can also
serve as a current clamp or control loop override. V
at about 0.45V for light loads and 2.2V at maximum load.
During the sleep portion of Burst Mode operation, the V
pin is held at a voltage slightly below the burst threshold
for better transient response. Driving the V
will disable switching and place the IC into sleep mode.
FB (Pin 12): The feedback pin is used to determine the
output voltage using an external voltage divider from the
output that generates 1.25V at the FB pin . When the FB pin
drops below 0.9V, switching frequency is reduced, the
SYNC function is disabled and output ramp rate control is
enabled via the C
Applications Information for details.
PGFB (PIN 13): The PGFB pin is the positive input to a
comparator whose negative input is set at V
PGFB is taken above V
the C
on the PGFB pin drops below V
discharged resetting the PG delay period. The PGFB volt-
age is typically generated by a resistive divider from the
regulated output or input supply. See Power Good section
in Applications Information for details.
SYNC (Pin 14): The SYNC pin is used to synchronize the
internal oscillator to an external signal. It is directly logic
compatible and can be driven with any signal between 5%
and 75% duty cycle. The synchronizing range is equal to
maximum initial operating frequency up to 700kHz. When
the voltage on the FB pin is below 0.9V the SYNC function
is disabled. See the Synchronizing section in Applications
Information for details.
SHDN (Pin 15): The SHDN pin is used to turn off the
regulator and to reduce input current to less than 1µA. The
SHDN pin requires a voltage above 1.3V with a typical
source current of 5µA to take the IC out of the shutdown
state.
PG (Pin 16): The PG pin is functional only when the SHDN
pin is above its threshold, and is active low when the
internal clamp on the C
high impedance when the clamp is active. The PG pin has
a typical sink capability of 200µA. See the Power Good
section in Applications Information for details.
T
pin starting the PG delay period. When the voltage
SS
pin. See the Feedback section in
PGFB
T
pin is below its clamp level and
, current (I
PGFB
, the C
CSS
) is sourced into
C
T
LT3435
pin to ground
pin is rapidly
PGFB
. When
C
3435fa
7
sits
C