KS8993M Micrel Inc, KS8993M Datasheet - Page 8

• Manufacturer Part Number: KS8993M
• Description: IC SWITCH 10/100 3PORT 128PQFP
• Manufacturer: Micrel Inc

Specifications of KS8993M

• Applications: *
• Mounting Type: Surface Mount
• Package / Case: 128-MQFP, 128-PQFP
• Number Of Primary Switch Ports: 3
• Internal Memory Buffer Size: 32
• Operating Supply Voltage (typ): 1.8/2.5/3.3V
• Fiber Support: Yes
• Integrated Led Drivers: Yes
• Phy/transceiver Interface: MII/SNI
• Power Supply Type: Analog/Digital
• Package Type: PQFP
• Data Rate (typ): 10/100Mbps
• Vlan Support: Yes
• Operating Temperature (max): 70C
• Operating Temperature (min): 0C
• Pin Count: 128
• Mounting: Surface Mount
• Jtag Support: No
• Operating Supply Voltage (max): 1.89/3.465V
• Operating Supply Voltage (min): 1.71/3.135V
• Power Dissipation: 800mW
• Supply Current: 0.1/0.19A
• Operating Temperature Classification: Commercial
• Data Rate: 100Mbps
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: 576-1013 - BOARD EVAL EXPERIMENT KS8993M
• Lead Free Status / RoHS Status: Not Compliant, Lead free / RoHS Compliant

List of Figures
Figure 1. Typical Straight Cable Connection .......................................................................................................................................24
Figure 2. Typical Crossover Cable Connection ...................................................................................................................................24
Figure 3. Auto Negotiation and Parallel Operation .............................................................................................................................25
Figure 4. Destination Address Lookup Flow Chart, Stage 1 ..............................................................................................................27
Figure 5. Destination Address Resolution Flow Chart, Stage 2 ........................................................................................................28
Figure 6. 802.1p Priority Field Format ..................................................................................................................................................37
Figure 7. KS8993M EEPROM Configuration Timing Diagram ............................................................................................................38
Figure 8. SPI Write Data Cycle...............................................................................................................................................................41
Figure 9. SPI Read Data Cycle ...............................................................................................................................................................41
Figure 10. SPI Multiple Write..................................................................................................................................................................41
Figure 11. SPI Multiple Read..................................................................................................................................................................42
Figure 12. Loopback Path ......................................................................................................................................................................43
Figure 13. EEPROM Interface Input Timing Diagram ..........................................................................................................................76
Figure 14. EEPROM Interface Output Timing Diagram .......................................................................................................................76
Figure 15. SNI Input Timing Diagram....................................................................................................................................................77
Figure 16. SNI Output Timing Diagram.................................................................................................................................................77
Figure 17. MAC-Mode MII Timing – Data Received from MII ..............................................................................................................78
Figure 18. MAC-Mode MII Timing – Data Input to MII ..........................................................................................................................78
Figure 19. PHY-Mode MII Timing – Data Received from MII ...............................................................................................................79
Figure 20. PHY-Mode MII Timing – Data Input to MII...........................................................................................................................79
Figure 21. SPI Input Timing....................................................................................................................................................................80
Figure 22. SPI Output Timing.................................................................................................................................................................81
Figure 23. Reset Timing .........................................................................................................................................................................82
128-Pin PQFP Package...........................................................................................................................................................................85
List of Tables
Table 1. FX and TX Mode Selection ......................................................................................................................................................21
Table 2. MDI/MDI-X Pin Definitions........................................................................................................................................................22
Table 3. MII Signals .................................................................................................................................................................................30
Table 4. SNI Signals ................................................................................................................................................................................31
Table 5. MII Management Interface Frame Format ..............................................................................................................................32
Table 6. Serial Management Interface (SMI) Frame Format................................................................................................................32
Table 7. Upstream Special Tagging Mode Format ..............................................................................................................................34
Table 8. STPID Egress Rules (Switch Port 3 to Processor)................................................................................................................34
Table 9. FID+DA Lookup in VLAN Mode ...............................................................................................................................................36
Table 10. FID+SA Lookup in VLAN Mode .............................................................................................................................................36
Table 11. KS8993M SPI Connections....................................................................................................................................................40
Table 12. Format of Static MAC Table (8 Entries)................................................................................................................................66
Table 13. Format of Static VLAN Table (16 Entries) ............................................................................................................................68
Table 14. Format of Dynamic MAC Address Table (1K Entries) ........................................................................................................68
Table 15. Format of “Per Port” MIB Counters......................................................................................................................................69
Table 16. Port 1s “Per Port” MIB Counters Indirect Memory Offsets................................................................................................70
Table 17. Port 1’s “Per Port” MIB Counters Indirect Memory Offsets...............................................................................................71
Table 18. Format of “All Port Dropped Packet” MIB Counters ..........................................................................................................71
Table 19. “All Port Dropped Packet” MIB Counters Indirect Memory Offsets .................................................................................71
Table 20. EEPROM Timing Parameters ................................................................................................................................................76
Table 21. SNI Timing Parameters ..........................................................................................................................................................77
Table 22. MAC-Mode MII Timing Parameters .......................................................................................................................................78
Table 23. PHY-Mode MII Timing Parameters ........................................................................................................................................79
Table 24. SPI Input Timing Parameters ................................................................................................................................................80
Table 25. SPI Output Timing Parameters .............................................................................................................................................81
Table 26. Reset Timing Parameters ......................................................................................................................................................82
Table 27. Transformer Selection Criteria..............................................................................................................................................84
Table 28. Qualified Single Port Magnetics ...........................................................................................................................................84
Table 29. Typical Reference Crystal Characteristics ..........................................................................................................................84
Micrel, Inc.
April 2005
8
KS8993M/ML/MI
M9999-041205