IDT5T2010 Integrated Device Technology, IDT5T2010 Datasheet
IDT5T2010
Available stocks
Related parts for IDT5T2010
IDT5T2010 Summary of contents
Page 1
... ZERO DELAY PLL CLOCK DRIVER TERACLOCK™ DESCRIPTION: The IDT5T2010 is a 2.5V PLL clock driver intended for high perfor- mance computing and data-communications applications. The IDT5T2010 has ten outputs in five banks of two, plus a dedicated differential feedback. The redundant input capability allows for a smooth change over to a secondary clock source when the primary clock source is absent ...
Page 2
... IDT5T2010 2.5V ZERO DELAY PLL CLOCK DRIVER TERACLOCK PIN CONFIGURATION 1sOE OMODE REF_ D GND V DD SEL REF 1 E REF REF1 REF 0 F REF REF0 REF2 PLL_ ...
Page 3
... IDT5T2010 2.5V ZERO DELAY PLL CLOCK DRIVER TERACLOCK PIN CONFIGURATION 1 REF_SEL REF 3 1 REF / REF1 REF 5 0 REF / REF0 7 FB FB/V 8 REF2 PLL_EN RxS 14 TxS 15 LOCK INDUSTRIAL TEMPERATURE RANGE GND VFQFPN TOP VIEW ...
Page 4
... IDT5T2010 2.5V ZERO DELAY PLL CLOCK DRIVER TERACLOCK ABSOLUTE MAXIMUM RATINGS Symbol Description ( Power Supply Voltage DDQ DD V Input Voltage I V Output Voltage O (3) V Reference Voltage REF T Junction Temperature J T Storage Temperature STG NOTES: 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device ...
Page 5
... IDT5T2010 2.5V ZERO DELAY PLL CLOCK DRIVER TERACLOCK PIN DESCRIPTION, CONTINUED Symbol I/O Type Description (1) REF_SEL I LVTTL Reference clock select. When LOW, selects REF nsOE Synchronous output enable. When nsOE is HIGH, nQ (1) I LVTTL LOW/HIGH or tri-stated. When OMODE is HIGH, PE determines the level at which the outputs stop. When PE is LOW/HIGH, the is stopped in a HIGH/LOW state ...
Page 6
... IDT5T2010 2.5V ZERO DELAY PLL CLOCK DRIVER TERACLOCK EXTERNAL DIFFERENTIAL FEEDBACK By providing a dedicated external differential feedback, the IDT5T2010 gives users flexibility with regard to divide selection. The FB and FB/ V signals are compared with the input REF REF2 signals at the phase detector in order to drive the VCO. Phase differ- ences cause the VCO of the PLL to adjust upwards or downwards accordingly ...
Page 7
... IDT5T2010 2.5V ZERO DELAY PLL CLOCK DRIVER TERACLOCK INPUT/OUTPUT SELECTION Input 2.5V LVTTL SE 1.8V LVTTL SE 2.5V LVTTL DSE 1.8V LVTTL DSE LVEPECL DSE eHSTL DSE HSTL DSE 2.5V LVTTL DIF 1.8V LVTTL DIF LVEPECL DIF eHSTL DIF HSTL DIF 2.5V LVTTL SE 1.8V LVTTL SE 2.5V LVTTL DSE 1.8V LVTTL DSE LVEPECL DSE eHSTL DSE HSTL DSE 2 ...
Page 8
... IDT5T2010 2.5V ZERO DELAY PLL CLOCK DRIVER TERACLOCK DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE FOR HSTL Symbol Parameter Input Characteristics I Input HIGH Current IH I Input LOW Current IL V Clamp Diode Voltage Input Voltage IN (2, Differential Voltage DIF V DC Common Mode Input Voltage ...
Page 9
... IDT5T2010 2.5V ZERO DELAY PLL CLOCK DRIVER TERACLOCK DIFFERENTIAL INPUT AC TEST CONDITIONS FOR HSTL Symbol Parameter V Input Signal Swing (1) DIF V Differential Input Signal Crossing Point X V Input Timing Measurement Reference Level THI ( Input Signal Edge Rate R F NOTES: 1. The 1V peak-to-peak input pulse level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. This device meets the V specification under actual use conditions ...
Page 10
... IDT5T2010 2.5V ZERO DELAY PLL CLOCK DRIVER TERACLOCK POWER SUPPLY CHARACTERISTICS FOR eHSTL OUTPUTS Symbol Parameter I Quiescent V Power Supply Current DDQ DD I Quiescent V Power Supply Current DDQQ DDQ I Power Down Current DDPD I Dynamic V Power Supply DDD DD Current per Output I Dynamic V Power Supply ...
Page 11
... IDT5T2010 2.5V ZERO DELAY PLL CLOCK DRIVER TERACLOCK DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE FOR (1) LVEPECL Symbol Parameter Input Characteristics I Input HIGH Current IH I Input LOW Current IL V Clamp Diode Voltage Input Voltage Common Mode Input Voltage CM V Single-Ended Reference Voltage ...
Page 12
... IDT5T2010 2.5V ZERO DELAY PLL CLOCK DRIVER TERACLOCK DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE FOR 2.5V (1) LVTTL Symbol Parameter Input Characteristics I Input HIGH Current IH I Input LOW Current IL V Clamp Diode Voltage Input Voltage IN (2) Single-Ended Inputs V DC Input HIGH Input LOW ...
Page 13
... IDT5T2010 2.5V ZERO DELAY PLL CLOCK DRIVER TERACLOCK POWER SUPPLY CHARACTERISTICS FOR 2.5V LVTTL OUTPUTS Symbol Parameter I Quiescent V Power Supply Current DDQ DD I Quiescent V Power Supply Current DDQQ DDQ I Power Down Current DDPD I Dynamic V Power Supply DDD DD Current per Output I Dynamic V Power Supply ...
Page 14
... IDT5T2010 2.5V ZERO DELAY PLL CLOCK DRIVER TERACLOCK DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE FOR 1.8V (1) LVTTL Symbol Parameter Input Characteristics I Input HIGH Current IH I Input LOW Current IL V Clamp Diode Voltage Input Voltage IN Single-Ended Inputs ( Input HIGH Input LOW IL Differential Inputs ...
Page 15
... IDT5T2010 2.5V ZERO DELAY PLL CLOCK DRIVER TERACLOCK POWER SUPPLY CHARACTERISTICS FOR 1.8V LVTTL OUTPUTS Symbol Parameter I Quiescent V Power Supply Current DDQ DD I Quiescent V Power Supply Current DDQQ DDQ I Power Down Current DDPD I Dynamic V Power Supply DDD DD Current per Output I Dynamic V Power Supply ...
Page 16
... IDT5T2010 2.5V ZERO DELAY PLL CLOCK DRIVER TERACLOCK AC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE Symbol Parameter F VCO Frequency Range NOM t Reference Clock Pulse Width HIGH or LOW RPW t Feedback Input Pulse Width HIGH or LOW FPW Output Matched Pair Skew Output Skew (Rise-Rise, Fall-Fall, Nominal) ...
Page 17
... IDT5T2010 2.5V ZERO DELAY PLL CLOCK DRIVER TERACLOCK AC DIFFERENTIAL INPUT SPECIFICATIONS Symbol Parameter t Reference/Feedback Input Clock Pulse Width HIGH or LOW (HSTL/eHSTL outputs) W Reference/Feedback Input Clock Pulse Width HIGH or LOW (2.5V / 1.8V LVTTL outputs) HSTL/eHSTL/1.8V LVTTL/2.5V LVTTL V AC Differential Voltage (3) DIF V AC Input HIGH (4,5) IH (4,6) ...
Page 18
... IDT5T2010 2.5V ZERO DELAY PLL CLOCK DRIVER TERACLOCK (1) AC TIMING DIAGRAM REF REF OTHER Q INVERTED Q Q DIVIDED DIVIDED BY 4 NOTE: 1. The AC TIMING DIAGRAM applies edge of REF , and the positive edges of the divide-by-2 and divide-by-4 signals align. [1:0] t RPWL t RPWH ...
Page 19
... IDT5T2010 2.5V ZERO DELAY PLL CLOCK DRIVER TERACLOCK JITTER AND OFFSET TIMING WAVEFORMS [1:0] FB REF [1:0] REF [1: NOTE: 1. Diagram for and TxS/RxS = [1: cycle n cycle jit(cc) cycle n cycle n+1 Cycle-to-Cycle jitter t (Ø) (Ø)n (Ø ...
Page 20
... IDT5T2010 2.5V ZERO DELAY PLL CLOCK DRIVER TERACLOCK [1: [1:0] FB NOTE: 1. 1/fo = average period NOTE: 1. 1/fo = average period. t cycle jit(per) = cycle n Period jitter t t half period n+1 half period jit(hper) = half period n ...
Page 21
... IDT5T2010 2.5V ZERO DELAY PLL CLOCK DRIVER TERACLOCK TEST CIRCUITS AND CONDITIONS Pulse Generator DIFFERENTIAL INPUT TEST CONDITIONS Symbol NOTE: 1. This input configuration is used for all input interfaces. For single-ended testing, the REF mode, the V 3 inch, ~50 Transmission Line 3 inch, ~50 ...
Page 22
... IDT5T2010 2.5V ZERO DELAY PLL CLOCK DRIVER TERACLOCK V V DDQ DD REF [1:0] nQ [1:0] D.U.T. FB QFB QFB FB SW1 Test Circuit for Outputs OUTPUT TEST CONDITIONS Symbol V = 2.5V ± 0. Interface Specified DDQ 100 R2 100 THO DDQ SW1 TxS = MID or HIGH TxS = LOW V DDQ ...
Page 23
... IDT5T2010 2.5V ZERO DELAY PLL CLOCK DRIVER TERACLOCK ORDERING INFORMATION IDT XXXXX XX Device Type Package CORPORATE HEADQUARTERS 2975 Stender Way Santa Clara, CA 95054 X Package I -40°C to +85°C (Industrial) Plastic Ball Grid Array BB Thermally Enhanced Plastic Very Fine NL Pitch Quad Flat No Lead Package 5T2010 2 ...