LPC2106FBD48/01,15 NXP Semiconductors, LPC2106FBD48/01,15 Datasheet - Page 17
![IC ARM7 MCU FLASH 128K 48-LQFP](/photos/6/64/66484/568-48-lqfp_sot313-2_sml.jpg)
LPC2106FBD48/01,15
Manufacturer Part Number
LPC2106FBD48/01,15
Description
IC ARM7 MCU FLASH 128K 48-LQFP
Manufacturer
NXP Semiconductors
Series
LPC2100r
Datasheet
1.LPC2104FBD480115.pdf
(41 pages)
Specifications of LPC2106FBD48/01,15
Program Memory Type
FLASH
Program Memory Size
128KB (128K x 8)
Package / Case
48-LQFP
Core Processor
ARM7
Core Size
16/32-Bit
Speed
60MHz
Connectivity
I²C, Microwire, SPI, SSI, SSP, UART/USART
Peripherals
POR, PWM, WDT
Number Of I /o
32
Ram Size
64K x 8
Voltage - Supply (vcc/vdd)
1.65 V ~ 3.6 V
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Processor Series
LPC21
Core
ARM7TDMI-S
Data Bus Width
16 bit, 32 bit
Data Ram Size
64 KB
Interface Type
I2C/SPI/UART
Maximum Clock Frequency
60 MHz
Number Of Programmable I/os
32
Number Of Timers
2
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
3rd Party Development Tools
MDK-ARM, RL-ARM, ULINK2, KSK-LPC2106-PL, DB-LQFP48-LPC2106
Minimum Operating Temperature
- 40 C
Cpu Family
LPC2000
Device Core
ARM7TDMI-S
Device Core Size
16/32Bit
Frequency (max)
60MHz
Total Internal Ram Size
64KB
# I/os (max)
32
Number Of Timers - General Purpose
2
Operating Supply Voltage (typ)
1.8/3.3V
Operating Supply Voltage (max)
1.95/3.6V
Operating Supply Voltage (min)
1.65/3V
Instruction Set Architecture
RISC
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
48
Package Type
LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
568-4310 - EVAL BOARD LPC2158 W/LCD568-4297 - BOARD EVAL LPC21XX MCB2100622-1019 - BOARD FOR LPC2106 48-LQFP622-1008 - BOARD FOR LPC9103 10-HVSON622-1005 - USB IN-CIRCUIT PROG ARM7 LPC2K568-1756 - BOARD EVAL FOR LPC210X ARM MCU
Eeprom Size
-
Data Converters
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Other names
568-4367
935286617151
LPC2106FBD48/01-S
935286617151
LPC2106FBD48/01-S
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LPC2106FBD48/01,15
Manufacturer:
NXP
Quantity:
250
Company:
Part Number:
LPC2106FBD48/01,15
Manufacturer:
NXP Semiconductors
Quantity:
10 000
NXP Semiconductors
LPC2104_2105_2106_7
Product data sheet
6.10.2 UART features available in LPC2104/2105/2106/01 only
6.11.1 Features
6.11 I
Compared to previous LPC2000 microcontrollers, UARTs in LPC2104/2105/2106/01
introduce a fractional baud rate generator for both UARTs, enabling these microcontrollers
to achieve standard baud rates such as 115200 Bd with any crystal frequency above
2 MHz. In addition, auto-CTS/RTS flow-control functions are fully implemented in
hardware.
I
and a serial data line (SDA). Each device is recognized by a unique address and can
operate as either a receiver-only device (e.g. an LCD driver or a transmitter with the
capability to both receive and send information (such as memory). Transmitters and/or
receivers can operate in either master or slave mode, depending on whether the chip has
to initiate a data transfer or is only addressed. I
controlled by more than one bus master connected to it.
The I
I
2
2
2
•
•
•
•
C is a bidirectional bus for inter-IC control using only two wires: a serial clock line (SCL),
C-bus).
•
•
•
•
•
•
•
•
•
C-bus serial I/O controller
Standard modem interface signals included on UART 1.
Fractional baud rate generator enables standard baud rates such as 115200 Bd to be
achieved with any crystal frequency above 2 MHz.
Autobauding.
Auto-CTS/RTS flow-control fully implemented in hardware.
Standard I
Easy to configure as Master, Slave or Master/Slave.
Programmable clocks allow versatile rate control.
Bidirectional data transfer between masters and slaves.
Multi-master bus (no central master).
Arbitration between simultaneously transmitting masters without corruption of serial
data on the bus.
Serial clock synchronization allows devices with different bit rates to communicate via
one serial bus.
Serial clock synchronization can be used as a handshake mechanism to suspend and
resume serial transfer.
The I
2
C-bus implemented in LPC2104/2105/2106 supports bit rate up to 400 kbit/s (Fast
2
C-bus may be used for test and diagnostic purposes.
2
C compliant bus interface.
Rev. 07 — 20 June 2008
2
LPC2104/2105/2106
C is a multi-master bus, it can be
Single-chip 32-bit microcontrollers
© NXP B.V. 2008. All rights reserved.
17 of 41