SAF-C161PI-L25M CA Infineon Technologies, SAF-C161PI-L25M CA Datasheet - Page 9
![IC MCU 16BIT ROM/LESS MQFP-100-2](/photos/12/23/122321/saf-c161pi-l25m_ca_sml.jpg)
SAF-C161PI-L25M CA
Manufacturer Part Number
SAF-C161PI-L25M CA
Description
IC MCU 16BIT ROM/LESS MQFP-100-2
Manufacturer
Infineon Technologies
Series
C16xxr
Datasheet
1.SAF-C161PI-LM_CA.pdf
(82 pages)
Specifications of SAF-C161PI-L25M CA
Core Processor
C166
Core Size
16-Bit
Speed
25MHz
Connectivity
EBI/EMI, I²C, SPI, UART/USART
Peripherals
POR, PWM, WDT
Number Of I /o
76
Program Memory Type
ROMless
Ram Size
3K x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 4x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
100-SQFP
Data Bus Width
16 bit
Data Ram Size
3 KB
Interface Type
ASC, I2C, SSC
Maximum Clock Frequency
25 MHz
Number Of Programmable I/os
76
Number Of Timers
5
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
- 40 C
On-chip Adc
10 bit, 4 Channel
Packages
PG-MQFP-100
Max Clock Frequency
25.0 MHz
Sram (incl. Cache)
3.0 KByte
A / D Input Lines (incl. Fadc)
4
Program Memory
0.0 KByte
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Program Memory Size
-
Lead Free Status / Rohs Status
Details
Other names
F161PIL25MCAXT
SAF-C161PI-L25MCA
SAF-C161PI-L25MCAINTR
SAF-C161PI-L25MCATR
SAF-C161PI-L25MCATR
SAFC161PIL25MCAXT
SP000014368
SAF-C161PI-L25MCA
SAF-C161PI-L25MCAINTR
SAF-C161PI-L25MCATR
SAF-C161PI-L25MCATR
SAFC161PIL25MCAXT
SP000014368
Table 1
Symbol Pin
P3
P3.0
P3.1
P3.2
P3.3
P3.4
P3.5
P3.6
P3.7
P3.8
P3.9
P3.10
P3.11
P3.12
P3.13
P3.15
Data Sheet
Num.
TQFP
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
Pin Definitions and Functions (continued)
Pin
Num.
MQFP
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
Input
Outp.
IO
I/O
I/O
I
O
I
I
I
I
I/O
I/O
O
I/O
O
O
I/O
O
O
Function
Port 3 is a 15-bit bidirectional I/O port. It is bit-wise
programmable for input or output via direction bits. For
a pin configured as input, the output driver is put into
high-impedance state. Port 3 outputs can be
configured as push/pull or open drain drivers. The input
threshold of Port 3 is selectable (TTL or special). The
following Port 3 pins also serve for alternate functions:
SCL0
SDA0
CAPIN
T3OUT
T3EUD
T4IN
T3IN
T2IN
MRST
MTSR
T D0
R D0
BHE
WRH
SCLK
CLKOUT
FOUT
Note: Pins P3.0 and P3.1 are open drain outputs only.
7
I2C Bus Clock Line 0
I2C Bus Data Line 0
GPT2 Register CAPREL Capture Input
GPT1 Timer T3 Toggle Latch Output
GPT1 Timer T3 External Up/Down Ctrl.Inp
GPT1 Timer T4 Count/Gate/Reload/
Capture Input
GPT1 Timer T3 Count/Gate Input
GPT1 Timer T2 Count/Gate/Reload/
Capture Input
SSC Master-Rec. / Slave-Trans. Inp/Outp.
SSC Master-Trans. / Slave-Rec. Outp/Inp.
ASC0 Clock/Data Output (Async./Sync.)
ASC0 Data Input (Async.) or I/O (Sync.)
External Memory High Byte Enable Signal,
External Memory High Byte Write Strobe
SSC Master Clock Outp. / Slave Clock Inp.
System Clock Output (=CPU Clock)
Programmable Frequency Output
&3,
1999-07