ST10R167-Q3 STMicroelectronics, ST10R167-Q3 Datasheet - Page 60
![IC MCU 16BIT ROMLESS 144-PQFP](/photos/12/15/121566/497-144-pqfp_series_sml.jpg)
ST10R167-Q3
Manufacturer Part Number
ST10R167-Q3
Description
IC MCU 16BIT ROMLESS 144-PQFP
Manufacturer
STMicroelectronics
Series
ST10r
Datasheet
1.ST10R167-Q3.pdf
(63 pages)
Specifications of ST10R167-Q3
Core Processor
ST10
Core Size
16-Bit
Speed
25MHz
Connectivity
CAN, EBI/EMI, SSC, UART/USART
Peripherals
POR, PWM, WDT
Number Of I /o
111
Program Memory Type
ROMless
Ram Size
4K x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 16x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 125°C
Package / Case
144-QFP
Processor Series
ST10R1x
Core
ST10
Data Bus Width
16 bit
Program Memory Size
32 KB
Data Ram Size
4 KB
Interface Type
CAN/SSC/USART
Maximum Clock Frequency
25 MHz
Number Of Programmable I/os
111
Number Of Timers
5
Maximum Operating Temperature
+ 125 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
- 40 C
On-chip Adc
16-ch x 10-bit
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Program Memory Size
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Other names
497-2043
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ST10R167-Q3
Manufacturer:
ST
Quantity:
556
Company:
Part Number:
ST10R167-Q3
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
ST10R167-Q3
Manufacturer:
ST
Quantity:
20 000
Company:
Part Number:
ST10R167-Q3/TR
Manufacturer:
STMicroelectronics
Quantity:
10 000
Company:
Part Number:
ST10R167-Q3B0
Manufacturer:
ST
Quantity:
1 343
Part Number:
ST10R167-Q3B0
Manufacturer:
ST
Quantity:
20 000
ST10R167
XX - ELECTRICAL CHARACTERISTICS (continued)
XX.4.12 - External bus arbitration
V
C
C
Table 21 : External bus arbitration
Note
Figure 23 : External bus arbitration, releasing the bus
Notes 1. The ST10C167 will complete the currently running bus cycle before granting bus access.
60/63
t
t
t
t
t
t
t
DD
61
62
63
64
65
66
67
L
L
Symbol
(for Port0, Port1, Port 4, ALE, RD, WR, BHE, CLKOUT) = 100pF
(for Port 6, CS) = 100pF
= 5V ± 10%, V
(On P6.x)
1. Guaranteed by design characterization.
2. This is the first possibility for BREQ to become active.
3. The CS outputs will be resistive high (pullup) after
CC
CC
CC
CC
CC
CC
SR
CLKOUT
BREQ
HOLD
HLDA
Signals
Other
CSx
HOLD input setup time to CLKOUT
CLKOUT to HLDA hig or BREQ low delay
CLKOUT to HLDA low or BREQ high delay
CSx release
CSx drive
Other signals release
Other signals drive
SS
= 0V, T
t
61
Parameter
A
= -40 to +125°C
1)
1)
t
64
.
t
66
t
63
Max. CPU Clock
Min.
20
–
–
-4
-4
–
–
1
1
= 25MHz
t
t
64
62
Max.
3)
20
20
20
24
20
24
–
2)
1/2TCL = 1 to 25MHz
Variable CPU Clock
Min.
20
-4
-4
–
–
–
–
Max.
20
20
20
24
20
24
–
Unit
ns
ns
ns
ns
ns
ns
ns