MC705P6ACDWE Freescale Semiconductor, MC705P6ACDWE Datasheet - Page 50

IC MCU 176 BYTES RAM 28-SOIC

MC705P6ACDWE

Manufacturer Part Number
MC705P6ACDWE
Description
IC MCU 176 BYTES RAM 28-SOIC
Manufacturer
Freescale Semiconductor
Series
HC05r
Datasheet

Specifications of MC705P6ACDWE

Core Processor
HC05
Core Size
8-Bit
Speed
2.1MHz
Connectivity
SIO
Peripherals
POR, WDT
Number Of I /o
21
Program Memory Size
4.5KB (4.5K x 8)
Program Memory Type
OTP
Ram Size
176 x 8
Voltage - Supply (vcc/vdd)
3 V ~ 5.5 V
Data Converters
A/D 4x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
28-SOIC (7.5mm Width)
Processor Series
HC705P
Core
HC05
Data Bus Width
8 bit
Data Ram Size
176 B
Maximum Clock Frequency
2.1 MHz
Number Of Programmable I/os
21
Number Of Timers
1
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
- 40 C
On-chip Adc
8 bit, 4 Channel
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Lead Free Status / Rohs Status
 Details

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC705P6ACDWE
Manufacturer:
Freescale Semiconductor
Quantity:
135
Part Number:
MC705P6ACDWE
Manufacturer:
FREESCALE
Quantity:
2 200
Part Number:
MC705P6ACDWE
Manufacturer:
FREESCALE
Quantity:
2 200
Part Number:
MC705P6ACDWE
Manufacturer:
MOT
Quantity:
1 000
Part Number:
MC705P6ACDWE
Manufacturer:
MOT
Quantity:
1 000
Company:
Part Number:
MC705P6ACDWE,,7500,SOP28,FREESCALE,,,,16+
0
Capture/Compare Timer
8.3.5 Input Capture Registers
When a selected edge occurs on the TCAP pin, the current high and low bytes of the 16-bit counter are
latched into the input capture registers. Reading ICRH before reading ICRL inhibits further capture until
ICRL is read. Reading ICRL after reading the status register clears the input capture flag (ICF). Writing to
the input capture registers has no effect.
8.3.6 Output Compare Registers
When the value of the 16-bit counter matches the value in the output compare registers, the planned
TCMP pin action takes place. Writing to OCRH before writing to OCRL inhibits timer compares until OCRL
is written. Reading or writing to OCRL after the timer status register clears the output compare flag (OCF).
50
Address:
Address:
Address:
Address:
To prevent interrupts from occurring between readings of ICRH and ICRL,
set the interrupt flag in the condition code register before reading ICRH, and
clear the flag after reading ICRL.
Read:
Read:
Read:
Write:
Write:
Write:
Figure 8-7. Output Compare Registers (OCRH and OCRL)
ICRH — $0014
ICRL — $0015
OCRH — $0016
OCRL — $0017
OCRH7
ICRH7
Figure 8-6. Input Capture Registers (ICRH and ICRL)
Bit 7
Bit 7
Bit 7
Bit 7
MC68HC705P6A Advance Information Data Sheet, Rev. 2.1
= Unimplemented
OCRH6
ICRH6
6
6
6
6
OCRH5
ICRH5
5
5
5
5
NOTE
OCRH4
ICRH4
Unaffected by reset
Unaffected by reset
Unaffected by reset
Unaffected by reset
4
4
4
4
OCRH3
ICRH3
3
3
3
3
OCRH2
ICRH2
2
2
2
2
OCRH1
ICRH1
1
1
1
1
Freescale Semiconductor
OCRH0
ICRH0
Bit 0
Bit 0
Bit 0
Bit 0