ATMEGA8A-MUR Atmel, ATMEGA8A-MUR Datasheet - Page 166
![no-image](/images/manufacturer_photos/0/0/78/atmel_sml.jpg)
ATMEGA8A-MUR
Manufacturer Part Number
ATMEGA8A-MUR
Description
MCU AVR 8KB FLASH 16MHZ 32QFN
Manufacturer
Atmel
Series
AVR® ATmegar
Datasheet
1.ATMEGA8A-MU.pdf
(308 pages)
Specifications of ATMEGA8A-MUR
Core Processor
AVR
Core Size
8-Bit
Speed
16MHz
Connectivity
I²C, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
23
Program Memory Size
8KB (4K x 16)
Program Memory Type
FLASH
Eeprom Size
512 x 8
Ram Size
1K x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 5.5 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
*
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
- Current page: 166 of 308
- Download datasheet (6Mb)
20.2.1
20.2.2
20.2.3
20.2.4
8159D–AVR–02/11
SCL and SDA Pins
Bit Rate Generator Unit
Bus Interface Unit
Address Match Unit
These pins interface the AVR TWI with the rest of the MCU system. The output drivers contain a
slew-rate limiter in order to conform to the TWI specification. The input stages contain a spike
suppression unit removing spikes shorter than 50 ns. Note that the internal pull-ups in the AVR
pads can be enabled by setting the PORT bits corresponding to the SCL and SDA pins, as
explained in the I/O Port section. The internal pull-ups can in some systems eliminate the need
for external ones.
This unit controls the period of SCL when operating in a Master mode. The SCL period is con-
trolled by settings in the TWI Bit Rate Register (TWBR) and the Prescaler bits in the TWI Status
Register (TWSR). Slave operation does not depend on Bit Rate or Prescaler settings, but the
CPU clock frequency in the Slave must be at least 16 times higher than the SCL frequency. Note
that slaves may prolong the SCL low period, thereby reducing the average TWI bus clock
period. The SCL frequency is generated according to the following equation:
Note:
This unit contains the Data and Address Shift Register (TWDR), a START/STOP Controller and
Arbitration detection hardware. The TWDR contains the address or data bytes to be transmitted,
or the address or data bytes received. In addition to the 8-bit TWDR, the Bus Interface Unit also
contains a register containing the (N)ACK bit to be transmitted or received. This (N)ACK Regis-
ter is not directly accessible by the application software. However, when receiving, it can be set
or cleared by manipulating the TWI Control Register (TWCR). When in Transmitter mode, the
value of the received (N)ACK bit can be determined by the value in the TWSR.
The START/STOP Controller is responsible for generation and detection of START, REPEATED
START, and STOP conditions. The START/STOP controller is able to detect START and STOP
conditions even when the AVR MCU is in one of the sleep modes, enabling the MCU to wake up
if addressed by a Master.
If the TWI has initiated a transmission as Master, the Arbitration Detection hardware continu-
ously monitors the transmission trying to determine if arbitration is in process. If the TWI has lost
an arbitration, the Control Unit is informed. Correct action can then be taken and appropriate
status codes generated.
The Address Match unit checks if received address bytes match the seven-bit address in the
TWI Address Register (TWAR). If the TWI General Call Recognition Enable (TWGCE) bit in the
TWAR is written to one, all incoming address bits will also be compared against the General Call
address. Upon an address match, the Control Unit is informed, allowing correct action to be
taken. The TWI may or may not acknowledge its address, depending on settings in the TWCR.
The Address Match unit is able to compare addresses even when the AVR MCU is in sleep
mode, enabling the MCU to wake up if addressed by a Master. If another interrupt (e.g., INT0)
• TWBR = Value of the TWI Bit Rate Register.
• TWPS = Value of the prescaler bits in the TWI Status Register.
Pull-up resistor values should be selected according to the SCL frequency and the capacitive bus
line load. See
Table 25-4 on page 248
SCL frequency
for value of pull-up resistor."
=
---------------------------------------------------------- -
16
CPU Clock frequency
+
2(TWBR) 4
⋅
TWPS
ATmega8A
166
Related parts for ATMEGA8A-MUR
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![ATmega8A](/images/manufacturer_photos/0/0/79/atmel_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Atmel Corporation
Datasheet:
![ATMEGA8A-MU](/images/manufacturer_photos/0/0/78/atmel_tmb.jpg)
Part Number:
Description:
MCU AVR 8K FLASH 16MHZ 32-QFN
Manufacturer:
Atmel
Datasheet:
![ATMEGA8A-PU](/photos/7/21/72189/453-28-dip_tmb.jpg)
Part Number:
Description:
MCU AVR 8K FLASH 16MHZ 28-PDIP
Manufacturer:
Atmel
Datasheet:
![ATMEGA8A-AUR](/images/manufacturer_photos/0/0/78/atmel_tmb.jpg)
Part Number:
Description:
MCU AVR 8KB FLASH 16MHZ 32TQFP
Manufacturer:
Atmel
Datasheet:
![ATMEGA8A-AN](/images/manufacturer_photos/0/0/78/atmel_tmb.jpg)
Part Number:
Description:
8-bit Microcontrollers - MCU AVR 8KB FL 512B EE 1KB SRAM 16 MHZ GRN
Manufacturer:
Atmel
Datasheet:
![ATMEGA8-16AU](/photos/6/91/69154/313-32-tqfp_tmb.jpg)
Part Number:
Description:
IC AVR MCU 8K 16MHZ 5V 32TQFP
Manufacturer:
Atmel
Datasheet:
![ATMEGA8-16MU](/photos/12/32/123219/atmega8-16mu_tmb.jpg)
Part Number:
Description:
IC AVR MCU 8K 16MHZ 5V 32-QFN
Manufacturer:
Atmel
Datasheet:
![ATMEGA8-16PU](/photos/7/21/72189/453-28-dip_tmb.jpg)
Part Number:
Description:
IC AVR MCU 8K 16MHZ 5V 28DIP
Manufacturer:
Atmel
Datasheet: