ATMEGA32U4-AUR Atmel, ATMEGA32U4-AUR Datasheet - Page 21

MCU AVR 16K FLASH 16MHZ 44TQFP

ATMEGA32U4-AUR

Manufacturer Part Number
ATMEGA32U4-AUR
Description
MCU AVR 16K FLASH 16MHZ 44TQFP
Manufacturer
Atmel
Series
AVR® ATmegar
Datasheet

Specifications of ATMEGA32U4-AUR

Core Processor
AVR
Core Size
8-Bit
Speed
16MHz
Connectivity
I²C, SPI, UART/USART, USB
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
26
Program Memory Size
32KB (16K x 16)
Program Memory Type
FLASH
Eeprom Size
1K x 8
Ram Size
2.5K x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 5.5 V
Data Converters
A/D 12x10b
Oscillator Type
External
Operating Temperature
-40°C ~ 85°C
Package / Case
44-TQFP, 44-VQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ATMEGA32U4-AUR
Manufacturer:
Atmel
Quantity:
10 000
5.3
5.3.1
5.3.2
5.3.3
7766F–AVR–11/10
EEPROM Data Memory
EEPROM Read/Write Access
The EEPROM Address Register – EEARH and EEARL
The EEPROM Data Register – EEDR
The ATmega16U4/ATmega32U4 contains 512Bytes/1K bytes of data EEPROM memory. It is
organized as a separate data space, in which single bytes can be read and written. The
EEPROM has an endurance of at least 100,000 write/erase cycles. The access between the
EEPROM and the CPU is described in the following, specifying the EEPROM Address Regis-
ters, the EEPROM Data Register, and the EEPROM Control Register.
For a detailed description of SPI, JTAG and Parallel data downloading to the EEPROM, see
page
The EEPROM Access Registers are accessible in the I/O space.
The write access time for the EEPROM is given in
lets the user software detect when the next byte can be written. If the user code contains instruc-
tions that write the EEPROM, some precautions must be taken. In heavily filtered power
supplies, V
period of time to run at a voltage lower than specified as minimum for the clock frequency used.
See “Preventing EEPROM Corruption” on page 25.
situations.
In order to prevent unintentional EEPROM writes, a specific write procedure must be followed.
Refer to the description of the EEPROM Control Register for details on this.
When the EEPROM is read, the CPU is halted for four clock cycles before the next instruction is
executed. When the EEPROM is written, the CPU is halted for two clock cycles before the next
instruction is executed.
• Bits 15..12 – Res: Reserved Bits
These bits are reserved bits in the ATmega16U4/ATmega32U4 and will always read as zero.
• Bits 11..0 – EEAR8..0: EEPROM Address
The EEPROM Address Registers – EEARH and EEARL specify the EEPROM address in the
512Bytes/1K bytes EEPROM space. The EEPROM data bytes are addressed linearly between
0 and E2_END. The initial value of EEAR is undefined. A proper value must be written before
the EEPROM may be accessed.
Bit
Read/Write
Initial Value
Bit
Read/Write
Initial Value
360,
page
CC
15
EEAR7
7
R
R/W
0
X
7
MSB
R/W
0
is likely to rise or fall slowly on power-up/down. This causes the device for some
365, and
14
EEAR6
6
R
R/W
0
X
6
R/W
0
page 349
13
EEAR5
5
R
R/W
0
X
5
R/W
0
respectively.
12
EEAR4
4
R
R/W
0
X
4
R/W
0
11
EEAR11
EEAR3
3
R/W
R/W
X
X
3
0
R/W
for details on how to avoid problems in these
Table
2
R/W
0
10
EEAR10
EEAR2
2
R/W
R/W
X
X
5-3. A self-timing function, however,
1
R/W
0
9
EEAR9
EEAR1
1
R/W
R/W
X
X
ATmega16/32U4
0
LSB
R/W
0
8
EEAR8
EEAR0
0
R/W
R/W
X
X
EEDR
EEARH
EEARL
21

Related parts for ATMEGA32U4-AUR