AT89C51CC01UA-SLSUM Atmel, AT89C51CC01UA-SLSUM Datasheet - Page 107

• Manufacturer Part Number: AT89C51CC01UA-SLSUM
• Description: IC 8051 MCU FLASH 32K 44-PLCC
• Manufacturer: Atmel
• Series: AT89C CANr

Specifications of AT89C51CC01UA-SLSUM

• Core Processor: 8051
• Core Size: 8-Bit
• Speed: 40MHz
• Connectivity: CAN, UART/USART
• Peripherals: POR, PWM, WDT
• Number Of I /o: 34
• Program Memory Size: 32KB (32K x 8)
• Program Memory Type: FLASH
• Eeprom Size: 2K x 8
• Ram Size: 1.25K x 8
• Voltage - Supply (vcc/vdd): 3 V ~ 5.5 V
• Data Converters: A/D 8x10b
• Oscillator Type: External
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 44-PLCC
• Package: 44PLCC
• Device Core: 8051
• Family Name: 89C
• Maximum Speed: 40 MHz
• Operating Supply Voltage: 3.3|5 V
• Data Bus Width: 8 Bit
• Number Of Programmable I/os: 34
• Interface Type: CAN/UART
• On-chip Adc: 8-chx10-bit
• Number Of Timers: 3
• Processor Series: AT89x
• Core: 8051
• Data Ram Size: 1280 B
• Maximum Clock Frequency: 40 MHz
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• 3rd Party Development Tools: PK51, CA51, A51, ULINK2
• Development Tools By Supplier: CANADAPT28
• Minimum Operating Temperature: - 40 C
• Cpu Family: AT89
• Device Core Size: 8b
• Frequency (max): 40MHz
• Total Internal Ram Size: 1.25KB
• # I/os (max): 34
• Number Of Timers - General Purpose: 3
• Operating Supply Voltage (typ): 3.3/5V
• Operating Supply Voltage (max): 5.5V
• Operating Supply Voltage (min): 3V
• Instruction Set Architecture: CISC
• Operating Temp Range: -40C to 85C
• Operating Temperature Classification: Industrial
• Mounting: Surface Mount
• Pin Count: 44
• Package Type: PLCC
• For Use With: AT89OCD-01 - USB EMULATOR FOR AT8XC51 MCU
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: AT89C51CC01UASLSUM

4129N–CAN–03/08
Table 75. CANSTCH Register
CANSTCH (S:B2h)
CAN Message Object Status Register
Note:
No default value after reset.
Number
DLCW
Bit
7
7
6
5
4
3
2
1
0
See Figure 46.
Bit Mnemonic Description
TXOK
DLCW
RXOK
BERR
SERR
CERR
AERR
TXOK
FERR
6
RXOK
Data Length Code Warning
The incoming message does not have the DLC expected. Whatever the frame
type, the DLC field of the CANCONCH register is updated by the received
DLC.
Transmit OK
The communication enabled by transmission is completed.
When the controller is ready to send a frame, if two or more message objects
are enabled as producers, the lower index message object (0 to 13) is
supplied first.
This flag can generate an interrupt and it must be cleared by software.
Receive OK
The communication enabled by reception is completed.
In the case of two or more message object reception hits, the lower index
message object (0 to 13) is updated first.
This flag can generate an interrupt and it must be cleared by software.
Bit Error (Only in Transmission)
The bit value monitored is different from the bit value sent.
Exceptions:
the monitored recessive bit sent as a dominant bit during the arbitration field
and the acknowledge slot detecting a dominant bit during the sending of an
error frame.
This flag can generate an interrupt and it must be cleared by software.
Stuff Error
Detection of more than five consecutive bits with the same polarity.
This flag can generate an interrupt and it must be cleared by software.
CRC Error
The receiver performs a CRC check on each destuffed received message
from the start of frame up to the data field.
If this checking does not match with the destuffed CRC field, a CRC error is
set.
This flag can generate an interrupt and it must be cleared by software.
Form Error
The form error results from one or more violations of the fixed form in the
following bit fields:
CRC delimiter
acknowledgment delimiter
end_of_frame
This flag can generate an interrupt.
Acknowledgment Error
No detection of the dominant bit in the acknowledge slot.
This flag can generate an interrupt and it must be cleared by software.
5
BERR
4
SERR
3
CERR
2
FERR
1
AERR
0
107