MC9S12XET256CAG Freescale Semiconductor, MC9S12XET256CAG Datasheet - Page 920

no-image

MC9S12XET256CAG

Manufacturer Part Number
MC9S12XET256CAG
Description
MCU 16BIT 256K FLASH 144-LQFP
Manufacturer
Freescale Semiconductor
Series
HCS12r
Datasheet

Specifications of MC9S12XET256CAG

Core Processor
HCS12X
Core Size
16-Bit
Speed
50MHz
Connectivity
CAN, EBI/EMI, I²C, IrDA, SCI, SPI
Peripherals
LVD, POR, PWM, WDT
Number Of I /o
119
Program Memory Size
256KB (256K x 8)
Program Memory Type
FLASH
Eeprom Size
4K x 8
Ram Size
16K x 8
Voltage - Supply (vcc/vdd)
1.72 V ~ 5.5 V
Data Converters
A/D 24x12b
Oscillator Type
External
Operating Temperature
-40°C ~ 85°C
Package / Case
144-LQFP
Processor Series
S12XE
Core
HCS12
3rd Party Development Tools
EWHCS12
Development Tools By Supplier
KIT33812ECUEVME, EVB9S12XEP100, DEMO9S12XEP100
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC9S12XET256CAG
Manufacturer:
FREESCALE
Quantity:
1 701
Part Number:
MC9S12XET256CAG
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC9S12XET256CAG
Manufacturer:
FREESCALE
Quantity:
1 701
Chapter 25 256 KByte Flash Module (S12XFTM256K2V1)
25.3.2.12 EEE Tag Counter Register (ETAG)
The ETAG register contains the number of outstanding words in the buffer RAM EEE partition that need
to be programmed into the D-Flash EEE partition. The ETAG register is decremented prior to the related
tagged word being programmed into the D-Flash EEE partition. All tagged words have been programmed
into the D-Flash EEE partition once all bits in the ETAG register read 0 and the MGBUSY flag in the
FSTAT register reads 0.
All ETAG bits are readable but not writable and are cleared by the Memory Controller.
25.3.2.13 Flash ECC Error Results Register (FECCR)
The FECCR registers contain the result of a detected ECC fault for both single bit and double bit faults.
The FECCR register provides access to several ECC related fields as defined by the ECCRIX index bits
in the FECCRIX register (see
920
Offset Module Base + 0x000C
Offset Module Base + 0x000D
Reset
Reset
W
W
R
R
0
0
7
7
CCOBIX[2:0]
= Unimplemented or Reserved
= Unimplemented or Reserved
011
100
101
Table 25-26. FCCOB - NVM Command Mode (Typical Usage)
Figure 25-19. EEE Tag Counter Low Register (ETAGLO)
Figure 25-18. EEE Tag Counter High Register (ETAGHI)
0
0
6
6
Section
MC9S12XE-Family Reference Manual , Rev. 1.23
Byte
LO
LO
LO
HI
HI
HI
0
0
5
5
25.3.2.4). Once ECC fault information has been stored, no other
FCCOB Parameter Fields (NVM Command Mode)
0
0
4
4
ETAG[15:8]
ETAG[7:0]
Data 1 [15:8]
Data 2 [15:8]
Data 3 [15:8]
Data 1 [7:0]
Data 2 [7:0]
Data 3 [7:0]
0
0
3
3
0
0
2
2
Freescale Semiconductor
0
0
1
1
0
0
0
0

Related parts for MC9S12XET256CAG