UPD78F0500AMC-CAB-AX Renesas Electronics America, UPD78F0500AMC-CAB-AX Datasheet - Page 582

no-image

UPD78F0500AMC-CAB-AX

Manufacturer Part Number
UPD78F0500AMC-CAB-AX
Description
MCU 8BIT 30SSOP
Manufacturer
Renesas Electronics America
Series
78K0/Kx2r
Datasheet

Specifications of UPD78F0500AMC-CAB-AX

Core Processor
78K/0
Core Size
8-Bit
Speed
20MHz
Connectivity
3-Wire SIO, I²C, LIN, UART/USART
Peripherals
LVD, POR, PWM, WDT
Number Of I /o
23
Program Memory Size
8KB (8K x 8)
Program Memory Type
FLASH
Ram Size
512 x 8
Voltage - Supply (vcc/vdd)
1.8 V ~ 5.5 V
Data Converters
A/D 4x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
*
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
78K0/Kx2
R01UH0008EJ0401 Rev.4.01
Jul 15, 2010
SDA0
SCL0
Remark
Communication reservations are accepted via the following timing. After bit 1 (STD0) of IIC status register 0
(IICS0) is set to 1, a communication reservation can be made by setting bit 1 (STT0) of IIC control register 0
(IICC0) to 1 before a stop condition is detected.
Figure 18-22 shows the communication reservation protocol.
SDA0
SPD0
STD0
SCL0
Hardware processing
Program processing
1
IIC0:
STT0:
STD0: Bit 1 of IIC status register 0 (IICS0)
SPD0: Bit 0 of IIC status register 0 (IICS0)
2
3
Figure 18-21. Timing for Accepting Communication Reservations
IIC shift register 0
Bit 1 of IIC control register 0 (IICC0)
STT0 = 1
Communi-
cation
reservation
4
Figure 18-20. Communication Reservation Timing
5
6
7
Standby mode
Generate by master device with bus mastership
8
9
Set SPD0
and
INTIIC0
CHAPTER 18 SERIAL INTERFACE IIC0
Write to
IIC0
Set
STD0
1
2
3
4
5
6
582

Related parts for UPD78F0500AMC-CAB-AX