XC56309VF100A Freescale Semiconductor, XC56309VF100A Datasheet - Page 101

no-image

XC56309VF100A

Manufacturer Part Number
XC56309VF100A
Description
IC DSP 24BIT FIXED-POINT 196-BGA
Manufacturer
Freescale Semiconductor
Series
DSP563xxr
Type
Fixed Pointr
Datasheet

Specifications of XC56309VF100A

Interface
Host Interface, SSI, SCI
Clock Rate
100MHz
Non-volatile Memory
ROM (576 B)
On-chip Ram
24kB
Voltage - I/o
3.30V
Voltage - Core
3.30V
Operating Temperature
-40°C ~ 100°C
Mounting Type
Surface Mount
Package / Case
196-MAPBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC56309VF100A
Manufacturer:
MOTOLOLA
Quantity:
437
Part Number:
XC56309VF100A
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
XC56309VF100A
Manufacturer:
XILINX
0
Part Number:
XC56309VF100A
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
XC56309VF100AR2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Host Interface (HI08)
The host interface (HI08) is a byte-wide, full-duplex, double-buffered parallel port that can
connect directly to the data bus of a host processor. The HI08 supports a variety of buses and
provides glueless connection with a number of industry-standard microcomputers,
microprocessors, and DSPs. The HI08 signals not used to interface to the host can be configured
as GPIO signals, up to a total of 16.
6.1 Features
The HI08 host is a slave device that operates asynchronously to the DSP core and host clocks.
Thus, the HI08 peripheral has a host processor interface and a DSP core interface. This section
lists the features of the host processor and DSP core interfaces.
6.1.1 DSP Core Interface
6.1.2 Host Processor Interface
Freescale Semiconductor
Mapping: Registers are directly mapped into eight internal X data memory locations.
Data word: DSP56309 24-bit (native) data words are supported, as are 8-bit and 16-bit
words.
Handshaking protocols:
— Software polled
— Interrupt driven
— Core DMA accesses
Instructions:
— Memory-mapped registers allow the standard MOVE instruction to transfer data
— A special MOVEP instruction for I/O service capability using fast interrupts.
— Bit addressing instructions (for example, BCHG, BCLR, BSET, BTST, JCLR, JSCLR,
Sixteen signals support non-multiplexed or multiplexed buses:
between the DSP56309 and external hosts.
JSET, JSSET) simplify I/O service routines.
H[0–7]
HAS
HA8
HA9
/
/
/
HA1
HA2
HA0
/
HAD[0–7]
host address line (
host address line (
address strobe (
host data bus (
HAS
DSP56309 User’s Manual, Rev. 1
HA8
HA9
) or host address line (
H[0–7]
) or host address line (
) or host address line (
) or host multiplexed address/data bus (
HA0
HA1
HA2
)
)
)
HAD[0–7]
6
)
6-1

Related parts for XC56309VF100A