XC56309VF100A Freescale Semiconductor, XC56309VF100A Datasheet - Page 74

no-image

XC56309VF100A

Manufacturer Part Number
XC56309VF100A
Description
IC DSP 24BIT FIXED-POINT 196-BGA
Manufacturer
Freescale Semiconductor
Series
DSP563xxr
Type
Fixed Pointr
Datasheet

Specifications of XC56309VF100A

Interface
Host Interface, SSI, SCI
Clock Rate
100MHz
Non-volatile Memory
ROM (576 B)
On-chip Ram
24kB
Voltage - I/o
3.30V
Voltage - Core
3.30V
Operating Temperature
-40°C ~ 100°C
Mounting Type
Surface Mount
Package / Case
196-MAPBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC56309VF100A
Manufacturer:
MOTOLOLA
Quantity:
437
Part Number:
XC56309VF100A
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
XC56309VF100A
Manufacturer:
XILINX
0
Part Number:
XC56309VF100A
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
XC56309VF100AR2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Core Configuration
The DSP56309 has a four-level interrupt priority structure. Each interrupt has two interrupt
priority level bits (IPL[1–0]) that determine its interrupt priority level. Level 0 is the lowest
priority; Level 3 is the highest-level priority and is non-maskable. Table 4-4 defines the IPL bits.
The IPRC also selects the trigger mode of the external interrupts (
IxL2 bit is 0, the interrupt mode is level-triggered. If the value is 1, the interrupt mode is
negative-edge-triggered.
4.4.2 Interrupt Table Memory Map
Each interrupt is allocated two instructions in the interrupt table, resulting in 128 table entries for
interrupt handling. Table 4-5 shows the table entry address for each interrupt source. The
DSP56309 initialization program loads the table entry for each interrupt serviced with two
interrupt servicing instructions. In the DSP56309, only some of the 128 vector addresses are used
for specific interrupt sources. The remaining interrupt vectors are reserved and can be used for
host
be used for program or data storage.
4-16
xxL1
0
0
1
1
NMI
IPL bits
(IPL = 3) or for host command interrupt (IPL = 2). Unused interrupt vector locations can
23
11
Reserved bit; read as zero; should be written with zero for future compatibility
Figure 4-4. Interrupt Priority Register-Peripherals (IPRP) (X:$FFFFFE)
xxL0
0
1
0
1
22
10
T0L1
21
9
T0L0
Interrupts Enabled
20
8
Table 4-4. Interrupt Priority Level Bits
SCL1
Yes
Yes
Yes
No
19
7
DSP56309 User’s Manual, Rev. 1
SCL0
18
6
S1L1
17
5
S1L0
16
4
Interrupts Masked
S0L1
15
3
0, 1, 2
0, 1
S0L0
0
14
2
HPL1
13
1
IRQA
HPL0
12
0
IRQD
Interrupt Priority Level
reserved
reserved
HI08 IPL
ESSI0 IPL
ESSI1 IPL
SCI IPL
TRIPLE TIMER IPL
). If the value of the
Freescale Semiconductor
0
1
2
3

Related parts for XC56309VF100A