XR88C681CP/40-F Exar Corporation, XR88C681CP/40-F Datasheet - Page 65

no-image

XR88C681CP/40-F

Manufacturer Part Number
XR88C681CP/40-F
Description
IC UART CMOS DUAL 40PDIP
Manufacturer
Exar Corporation
Type
CMOS Dual Channel UARTr
Datasheet

Specifications of XR88C681CP/40-F

Number Of Channels
2, DUART
Package / Case
40-DIP (0.600", 15.24mm)
Features
*
Fifo's
1 Byte, 3 Byte
Voltage - Supply
5V
With Parallel Port
Yes
With Cmos
Yes
Mounting Type
Through Hole
Data Rate
1 Mbps
Supply Voltage (max)
5.25 V
Supply Voltage (min)
4.75 V
Supply Current
15 mA
Maximum Operating Temperature
+ 70 C
Minimum Operating Temperature
0 C
Mounting Style
Through Hole
Operating Supply Voltage
5 V
Propagation Delay Time Ns
400 ns
No. Of Channels
2
Supply Voltage Range
4.75V To 5.25V
Operating Temperature Range
0°C To +70°C
Digital Ic Case Style
DIP
No. Of Pins
40
Filter Terminals
DIP
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Other names
1016-1328-5

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XR88C681CP/40-F
Manufacturer:
Linear
Quantity:
185
data, at the Data Bus, specifying the bits, within the OPR,
to be set ( 1 = set, 0 = no change). A bit is cleared by the
address triggered “CLEAR OUTPUT PORT BITS”
command (see Table 1) with the accompanying data, at
the Data Bus, specifying the bits to be reset (1 = cleared, 0
= no change).
F.1 Writing Data to the OPR/Output Port Pins
As mentioned earlier, the state of the OPR and
consequently, the Output Port pins is controlled by two
“Address Triggered” commands.
D Set Output Port Bits Command
D Clear Output Port Bits Command
The procedure and effect of using these commands are
discussed in Section F.1.1.
F.1.1 Set Ouput Port Bits Command
The actual procedure used to invoke the “SET OUTPUT
PORT BITS” command is the same as writing the
contents on the Data Bus (D7 - D0) to DUART Address
0E
latched contents of the Data Bus, the corresponding bit,
within the OPR is set to a logic “high”. For every “0” that is
present on the data bus and is written to DUART Address
16
Rev. 2.11
for (OP7 - OP0). For every “1” that exists within the
Data Bus, D7 - D0
Final OPR[7:0]
Figure 33. Illustration of the “SET OUTPUT PORT BIT” Command and its Effect
Initial OPR[7:0]
on the Output Port Register and the State of the Output Port Pins.
1
0
1
1
0
1
1
0
1
0
1
1
1
0
1
1
1
0
1
1
0
65
0E
unchanged.
We could state this another way as: For every “1” that is
present on the Data Bus, during the use of the “SET
OUTPUT PORT BITS” command, the corresponding
Output Port pin is set to a logic “low”. And for every “0” that
is present on the Data Bus, during this command, the
state of the corresponding Output Port pin is unchanged.
For Example:
Suppose that the content of the OPR are OPR[7:0] = [0, 0,
0, 0, 1, 1, 1, 1]. Hence, the state of the Output Port pins
are as follows:
[OP7, OP6, OP5, OP4, OP3, OP2, OP1, OP0] = [1, 1, 1, 1,
0, 0, 0, 0]
If we write the following to DUART Address 0E
[D7,...,D0] = [1, 1, 1, 1, 0, 0, 0, 0]; the resulting state of the
Output Port Register Bits follows:
OPR[7:0] = [1, 1, 1, 1, 1, 1, 1, 1].
Consequently, the state of the Output Port pins are as
follows:
[OP7, OP6, OP5, OP4, OP3, OP2, OP1, OP0] = [0, 0, 0, 0,
0, 0, 0, 0]
This example of the “SET OUTPUT PORT BITS”
command is illustrated in Figure 33.
1
0
1
16
, the state of the corresponding bit, within the OPR is
State of Output Port Pins (OP7 - OP0)
1
0
0
1
DUART Address 0Eh
0
1
1
0
XR88C681
0
0
0
0
0
0
0
0
16
;

Related parts for XR88C681CP/40-F