XRT94L43IB-F Exar Corporation, XRT94L43IB-F Datasheet - Page 126

no-image

XRT94L43IB-F

Manufacturer Part Number
XRT94L43IB-F
Description
IC MAPPER SONET/SDH OC12 516BGA
Manufacturer
Exar Corporation
Datasheet

Specifications of XRT94L43IB-F

Applications
Network Switches
Interface
Bus
Voltage - Supply
2.5V, 3.3V
Package / Case
516-BBGA
Mounting Type
Surface Mount
Product
Mapper
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XRT94L43IB-F
Manufacturer:
Exar Corporation
Quantity:
10 000
Part Number:
XRT94L43IB-F
Manufacturer:
EXAR/艾科嘉
Quantity:
20 000
STS-3/STM-1 TELECOM BUS INTERFACE - RECEIVE DIRECTION
REV. 1.0.2
AE23
P
IN
#
STS3RxD_D_2_7
DS3/E3/
STS1_Clk_OUT_10
RxSBData_7
S
IGNAL
N
AME
I/O
O
S
CMOS Receive STS-3/STM-1 Telecom Bus - Channel 2 - Output Data Bus
T
IGNAL
YPE
Pin Number 7/DS3/E3 Framer or Transmit STS-1 TOH Processor
block line interface clock output Pin - Channel 10: (DS3/E3/
STS1_CLK_OUT_10):
The function of this output pin depends upon whether or not theSTS-3/
STM-1 Telecom Bus Interface, associated with Channel 2 is enabled.
If STS-3/STM-1 Telecom Bus (Channel 2) has been enabled - STS-3/
STM-1 Receive Telecom Bus - Output Data bus Pin Number 7:
STSRxD_D_2_7:
This output pin along with STS3RxD_D_2[6:0] function as the STS-3/
STM-1 Receive (Drop) Telecom Bus - Output Data Bus for Channel 2.
The STS-3/STM-1 Telecom Bus Interface will update the data via this
output upon the rising edge of STS3RxD_CLK_2.
N
If STS-3/STM-1 Telecom Bus (Channel 2) is disabled - DS3/E3/
STS1_CLK_OUT Line Interface Clock output Pin - Channel 10:
This pin outputs a DS3, E3 or STS-1 rate clock signal to a DS3/E3/STS-1
LIU IC. This output pin should be connected to the TxCLK input of the
DS3/E3/STS-1 LIU IC (corresponding to Channel 10).
By default, the data, which is being output via the DS3/E3/
STS1_DATA_OUT_10 output pin will be updated upon the rising edge of
this output clock signal.
For DS3/E3 Applications
The XRT94L43 can be configured to update the DS3/E3/STS1_DATA_10
output signal upon the falling edge of the DS3/E3/STS1_CLK_10 signal
by setting Bit 0 (DS3/E3/STS1_CLK_OUT Invert), within the I/O Control
Register - Channel 10 (Indirect Address = 0xBE, 0x01), (Direct Address =
0xBF01) to a "1".
For STS-1 Applications
The XRT94L43 can not be configured to update the DS3/E3/
STS1_DATA_OUT_10 signal upon the falling edge of DS3/E3/
STS1_CLK_10.
OTE
: This output pin functions as the MSB (Most Significant Bit) for the
STS-3/STM-1 Receive (Drop) Telecom Bus Interface - Output
Data Bus (Channel 2).
120
SONET/SDH OC-12 TO 12XDS3/E3 MAPPER
D
ESCRIPTION
XRT94L43

Related parts for XRT94L43IB-F