AFS250-PQG208 Actel, AFS250-PQG208 Datasheet - Page 249

FPGA - Field Programmable Gate Array 250K System Gates

AFS250-PQG208

Manufacturer Part Number
AFS250-PQG208
Description
FPGA - Field Programmable Gate Array 250K System Gates
Manufacturer
Actel
Datasheet

Specifications of AFS250-PQG208

Processor Series
AFS250
Core
IP Core
Maximum Operating Frequency
1098.9 MHz
Number Of Programmable I/os
93
Data Ram Size
36864
Supply Voltage (max)
1.575 V
Maximum Operating Temperature
+ 70 C
Minimum Operating Temperature
0 C
Development Tools By Supplier
AFS-Eval-Kit, AFS-BRD600, FlashPro 3, FlashPro Lite, Silicon-Explorer II, Silicon-Sculptor 3, SI-EX-TCA
Mounting Style
SMD/SMT
Supply Voltage (min)
1.425 V
Number Of Gates
250 K
Package / Case
PQFP-208
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AFS250-PQG208
Manufacturer:
NXP
Quantity:
8 000
Part Number:
AFS250-PQG208
Manufacturer:
Microsemi SoC
Quantity:
10 000
Part Number:
AFS250-PQG208I
Manufacturer:
MPS
Quantity:
12 000
Part Number:
AFS250-PQG208I
Manufacturer:
Microsemi SoC
Quantity:
10 000
Part Number:
AFS250-PQG208I
Manufacturer:
MICROSEMI/美高森美
Quantity:
20 000
IEEE 1532 Characteristics
JTAG timing delays do not include JTAG I/Os. To obtain complete JTAG timing, add I/O buffer delays to
the corresponding standard selected; refer to the I/O timing characteristics in the
page 2-134
Timing Characteristics
Table 2-183 • JTAG 1532
Parameter
t
t
t
t
t
t
F
t
t
Note:
DISU
DIHD
TMSSU
TMDHD
TCK2Q
RSTB2Q
TRSTREM
TRSTREC
TCKMAX
For the derating values at specific junction temperature and voltage supply levels, refer to
Table 3-7 on page
for more details.
Commercial Temperature Range Conditions: T
Test Data Input Setup Time
Test Data Input Hold Time
Test Mode Select Setup Time
Test Mode Select Hold Time
Clock to Q (data out)
Reset to Q (data out)
TCK Maximum Frequency
ResetB Removal Time
ResetB Recovery Time
3-9.
Description
R e v i s i o n 1
J
= 70°C, Worst-Case VCC = 1.425 V
Actel Fusion Family of Mixed Signal FPGAs
20.00
25.00
0.50
1.00
0.50
1.00
6.00
0.00
0.20
–2
22.67
22.00
0.57
1.13
0.57
1.13
6.80
0.00
0.23
–1
"User I/Os" section on
26.67
19.00
8.00
0.00
0.27
Std.
0.67
1.33
0.67
1.33
Units
MHz
ns
ns
ns
ns
ns
ns
ns
ns
2- 233

Related parts for AFS250-PQG208