AT32UC3L0-XPLD Atmel, AT32UC3L0-XPLD Datasheet - Page 83
AT32UC3L0-XPLD
Manufacturer Part Number
AT32UC3L0-XPLD
Description
KIT DEV/EVAL FOR AT32UC3L0
Manufacturer
Atmel
Datasheet
1.AT32UC3L016-D3HT.pdf
(110 pages)
Specifications of AT32UC3L0-XPLD
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
AT32UC3L0-XPLD
Manufacturer:
Atmel
Quantity:
135
- Current page: 83 of 110
- Download datasheet (2Mb)
10.1.12
10.1.13
10.1.14
10.1.15
32099F–11/2010
aWire
ADCIFB
Chip
I/O Pins
1. aWire CPU clock speed robustness
2. The aWire debug interface is reset after leaving Shutdown mode
1. Using STARTUPTIME value larger than 0x1F will freeze ADC
2. ADCIFB DMA transfers does not work with divided PBA clock
1. Increased Power Consumption in VDDIO in sleep modes
1. PA17 has low ESD tolerance
1000Ohm times the value of the of the sense capacitor instead of a very small resistance
times the value of the sense capacitor.
The aWire memory speed request command counter wraps at clock speeds below approxi-
mately 5kHz.
Fix/Workaround
None.
If the aWire debug mode is used as debug interface and the program enters Shutdown
mode, the aWire interface will be reset when the device receives a wake-up either from the
WAKE_N pin or the AST.
Fix/Workaround
None.
Writing a value larger than 0x1F to the Startup Time field in the ADC Configuration Register
(ACR.STARTUP) will freeze the ADC, and the Busy Status bit in the Status Register
(SR.BUSY) will never be cleared.
Fix/Workaround
Do not write values larger than 0x1F to ACR.STARTUP.
DMA requests from the ADCIFB will not be performed when the PBA clock is slower than
the HSB clock.
Fix/Workaround
None
If the OSC0 is enabled in crystal mode when entering a sleep mode where the OSC0 is dis-
abled, this will lead to an increased power consumption in VDDIO.
Fix/Workaround
Solution 1: Disable the OSC0 by writing a zero to the Oscillator Enable bit in the System
Control Interface (SCIF) Oscillator Control Register (SCIF.OSC0CTRL.OSCEN) before
going to any sleep mode where the OSC0 is disabled
Solution 2: Pull down or up XIN0 and XOUT0 with 1MOhm resistor.
PA17 only tolerates 500V ESD pulses (Human Body Model).
Fix/Workaround
Care must be taken during manufacturing and PCB design.
AT32UC3L016/32/64
83
Related parts for AT32UC3L0-XPLD
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
KIT EVAL AVR32 UC3 MCU
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
DEV KIT FOR AVR/AVR32
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
INTERVAL AND WIPE/WASH WIPER CONTROL IC WITH DELAY
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
Low-Voltage Voice-Switched IC for Hands-Free Operation
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
MONOLITHIC INTEGRATED FEATUREPHONE CIRCUIT
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
AM-FM Receiver IC U4255BM-M
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
Monolithic Integrated Feature Phone Circuit
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
Multistandard Video-IF and Quasi Parallel Sound Processing
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
High-performance EE PLD
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
8-bit Flash Microcontroller
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
2-Wire Serial EEPROM
Manufacturer:
ATMEL Corporation
Datasheet: