AT32UC3L0-XPLD Atmel, AT32UC3L0-XPLD Datasheet - Page 98
AT32UC3L0-XPLD
Manufacturer Part Number
AT32UC3L0-XPLD
Description
KIT DEV/EVAL FOR AT32UC3L0
Manufacturer
Atmel
Datasheet
1.AT32UC3L016-D3HT.pdf
(110 pages)
Specifications of AT32UC3L0-XPLD
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
AT32UC3L0-XPLD
Manufacturer:
Atmel
Quantity:
135
- Current page: 98 of 110
- Download datasheet (2Mb)
32099F–11/2010
4. TWI pins are not SMBus compliant
5. PA21, PB04, and PB05 are not 5V tolerant
6. PB04 SMBALERT function should not be used
7. TWIMS0.TWCK on PB05 is non-functional
8. TWIM STOP bit in IMR always read as zero
9. TWIM.SR.IDLE goes high immediately when NAK is received
10. Disabled TWIM drives TWD and TWCK low
2. TWIM SMBAL polarity is wrong
Fix/Workaround
Do not write both CR.STREN and CR.SOAM to one if the device needs to wake from deep
sleep modes.
The TWI pins draws current when the pins are supplied with 3.3 V and the part is left
unpowered.
Fix/Workaround
None.
Pins PA21, PB04, and PB05 are only 3.3V tolerant, not 5V tolerant.
Fix/Workaround
None.
The SMBALERT function from TWIMS0 should not be selected on pin PB04.
Fix/Workaround
None.
TWIMS0.TWCK on PB05 is non-functional.
Fix/Workaround
Use TWI0.TWCK on other pins.
The STOP bit in IMR always reads as zero.
Fix/Workaround
None.
When a NAK is received and there is a non-zero number of bytes to be transmitted,
SR.IDLE goes high immediately and does not wait for the STOP condition to be sent. This
does not cause any problem just by itself, but can cause a problem if software waits for
SR.IDLE to go high and then immediately disables the TWIM by writing a one to CR.MDIS.
Disabling the TWIM causes the TWCK and TWD pins to go high immediately, so the STOP
condition will not be transmitted correctly.
Fix/Workaround
If possible, do not disable the TWIM. If it is absolutely necessary to disable the TWIM, there
must be a software delay of at least two TWCK periods between the detection of
SR.IDLE==1 and the disabling of the TWIM.
When the TWIM is disabled, it drives the TWD and TWCK signals with logic level zero. This
can lead to communication problems with other devices on the TWI bus.
Fix/Workaround
Enable the TWIM first and then enable the TWD and TWCK peripheral pins in the GPIO
controller. If it is necessary to disable the TWIM, first disable the TWD and TWCK peripheral
pins in the GPIO controller and then disable the TWIM.
The SMBAL signal in the TWIM is active high instead of active low.
Fix/Workaround
AT32UC3L016/32/64
98
Related parts for AT32UC3L0-XPLD
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
KIT EVAL AVR32 UC3 MCU
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
DEV KIT FOR AVR/AVR32
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
INTERVAL AND WIPE/WASH WIPER CONTROL IC WITH DELAY
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
Low-Voltage Voice-Switched IC for Hands-Free Operation
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
MONOLITHIC INTEGRATED FEATUREPHONE CIRCUIT
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
AM-FM Receiver IC U4255BM-M
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
Monolithic Integrated Feature Phone Circuit
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
Multistandard Video-IF and Quasi Parallel Sound Processing
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
High-performance EE PLD
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
8-bit Flash Microcontroller
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
2-Wire Serial EEPROM
Manufacturer:
ATMEL Corporation
Datasheet: