PIC16LF819T-I/SSTSL Microchip Technology, PIC16LF819T-I/SSTSL Datasheet - Page 150

• Manufacturer Part Number: PIC16LF819T-I/SSTSL
• Description: IC,MICROCONTROLLER,8-BIT,PIC CPU,CMOS,SSOP,20PIN,PLASTIC
• Manufacturer: Microchip Technology
• Series: PIC® 16Fr

Specifications of PIC16LF819T-I/SSTSL

• Rohs Compliant: YES
• Core Processor: PIC
• Core Size: 8-Bit
• Speed: 10MHz
• Connectivity: I²C, SPI
• Peripherals: Brown-out Detect/Reset, POR, PWM, WDT
• Number Of I /o: 16
• Program Memory Size: 3.5KB (2K x 14)
• Program Memory Type: FLASH
• Eeprom Size: 256 x 8
• Ram Size: 256 x 8
• Voltage - Supply (vcc/vdd): 2 V ~ 5.5 V
• Data Converters: A/D 5x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 20-SSOP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: PIC16LF819TISSTSL

PIC18F2450/4450
14.5.4
The USB Error Interrupt Enable register (Register 14-10)
contains the enable bits for each of the USB error
interrupt sources. Setting any of these bits will enable the
respective error interrupt source in the UEIR register to
propagate into the UERR bit at the top level of the
interrupt logic.
REGISTER 14-10: UEIE: USB ERROR INTERRUPT ENABLE REGISTER
DS39760D-page 148
bit 7
Legend:
R = Readable bit
-n = Value at POR
bit 7
bit 6-5
bit 4
bit 3
bit 2
bit 1
bit 0
BTSEE
R/W-0
USB ERROR INTERRUPT ENABLE
REGISTER (UEIE)
BTSEE: Bit Stuff Error Interrupt Enable bit
1 = Bit stuff error interrupt enabled
0 = Bit stuff error interrupt disabled
Unimplemented: Read as ‘0’
BTOEE: Bus Turnaround Time-out Error Interrupt Enable bit
1 = Bus turnaround time-out error interrupt enabled
0 = Bus turnaround time-out error interrupt disabled
DFN8EE: Data Field Size Error Interrupt Enable bit
1 = Data field size error interrupt enabled
0 = Data field size error interrupt disabled
CRC16EE: CRC16 Failure Interrupt Enable bit
1 = CRC16 failure interrupt enabled
0 = CRC16 failure interrupt disabled
CRC5EE: CRC5 Host Error Interrupt Enable bit
1 = CRC5 host error interrupt enabled
0 = CRC5 host error interrupt disabled
PIDEE: PID Check Failure Interrupt Enable bit
1 = PID check failure interrupt enabled
0 = PID check failure interrupt disabled
U-0
—
W = Writable bit
‘1’ = Bit is set
U-0
—
BTOEE
R/W-0
U = Unimplemented bit, read as ‘0’
‘0’ = Bit is cleared
DFN8EE
R/W-0
As with the UIE register, the enable bits only affect the
propagation
microcontroller’s interrupt logic. The flag bits are still
set by their interrupt conditions, allowing them to be
polled and serviced without actually generating an
interrupt.
CRC16EE
R/W-0
of
an
© 2008 Microchip Technology Inc.
interrupt
x = Bit is unknown
CRC5EE
R/W-0
condition
PIDEE
R/W-0
to
bit 0
the