IP-AGX-PCIE/4 Altera, IP-AGX-PCIE/4 Datasheet - Page 208
![IP CORE - PCI Express X1 And X4 Lanes For Arria GX](/photos/24/19/241936/4696145_sml.jpg)
IP-AGX-PCIE/4
Manufacturer Part Number
IP-AGX-PCIE/4
Description
IP CORE - PCI Express X1 And X4 Lanes For Arria GX
Manufacturer
Altera
Datasheet
1.IP-AGX-PCIE1.pdf
(362 pages)
Specifications of IP-AGX-PCIE/4
Software Application
IP CORE, Interface And Protocols, PCI
Supported Families
Arria GX, Cyclone II, HardCopy II, Stratix II
Core Architecture
FPGA
Core Sub-architecture
Arria, Cyclone, Stratix
Rohs Compliant
NA
Lead Free Status / RoHS Status
na
- Current page: 208 of 362
- Download datasheet (7Mb)
13–2
Table 13–1. Dynamically Reconfigurable Registers in the Hard IP Implementation (Part 1 of 7)
PCI Express Compiler User Guide
0x00
0x01-0x88
0x89
0x8A
0x8B
0x8C
0x8D
0x8E
0x8F
0x90
Address
Bits
15:0 Vendor ID.
15:0 Device ID.
15:8
15:0 Class code[23:8].
15:0 Subsystem vendor ID.
15:0 Subsystem device ID.
15:8
7:0
3:1 Low Priority VC (LPVC).
7:4
2:0
0
0 Advanced Error Reporting.
Table 13–1
reconfiguration block interface.
When 0, PCIe reconfig mode is enabled. When 1, PCIe
reconfig mode is disabled and the original read only
register values set in the programming file used to
configure the device are restored.
Reserved.
Revision ID.
Class code[7:0].
Reserved.
Max payload size supported. The following are the defined
encodings:
VC arbitration capabilities.
Reject Snoop Transaction.d
000: 128 bytes max payload size.
001: 256 bytes max payload size.
010: 512 bytes max payload size.
011: 1024 bytes max payload size.
100: 2048 bytes max payload size.
101: 4096 bytes max payload size.
110: Reserved.
111: Reserved.
lists all of the registers that you can update using the PCI Express
Description
Chapter 13: Reconfiguration and Offset Cancellation
b’00000000
b’00001
Default
0x1172
0x0001
0x1172
0x0001
Value
b’000
b’010
0x01
b’1
b’0
—
—
—
—
December 2010 Altera Corporation
Table 6–2 on page
Table 6–3 on page 6–3
Table 6–2 on page
Table 6–3 on page 6–3
Table 6–2 on page
Table 6–3 on page 6–3
Table 6–2 on page
Table 6–3 on page 6–3
Table 6–2 on page 6–2
Table 6–2 on page 6–2
Table 6–2 on page 6–2
Table 6–9 on page 6–5
Port VC Cap 1
Table 6–9 on page 6–5
VC Resource Capability
register
Table 6–8 on page
Device Capability
register
Additional Information
Dynamic Reconfiguration
—
6–2,
6–2,
6–2,
6–2,
6–5,
Related parts for IP-AGX-PCIE/4
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![IP-AGX-PCIE/1](/photos/24/19/241936/4696145_tmb.jpg)
Part Number:
Description:
IP CORE - X1 Lane PCI Express For Arria GX
Manufacturer:
Altera
Datasheet:
![DK-CYCII-2C20N](/photos/9/20/92074/mfgdk-cycii-2c20nboard_tmb.jpg)
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
![EP610PC-35](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-15](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP610IPC-25](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-30](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-10](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-7](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-12](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-10A](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
![P85C224-66](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
![EP320PC](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
![EP2A15B724C7](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet: