IP-AGX-PCIE/4 Altera, IP-AGX-PCIE/4 Datasheet - Page 214
IP-AGX-PCIE/4
Manufacturer Part Number
IP-AGX-PCIE/4
Description
IP CORE - PCI Express X1 And X4 Lanes For Arria GX
Manufacturer
Altera
Datasheet
1.IP-AGX-PCIE1.pdf
(362 pages)
Specifications of IP-AGX-PCIE/4
Software Application
IP CORE, Interface And Protocols, PCI
Supported Families
Arria GX, Cyclone II, HardCopy II, Stratix II
Core Architecture
FPGA
Core Sub-architecture
Arria, Cyclone, Stratix
Rohs Compliant
NA
Lead Free Status / RoHS Status
na
- Current page: 214 of 362
- Download datasheet (7Mb)
13–8
Table 13–1. Dynamically Reconfigurable Registers in the Hard IP Implementation (Part 7 of 7)
PCI Express Compiler User Guide
0xAA
0xAB
0xAC
0xAD
0xAE
0xAF
B0
0xB1-FF
Address
Bits
15:0 BAR4[159:144].
15:4 BAR5[175:164].
15:0 BAR5[191:176].
15:0
15:0 Expansion BAR[223:208].
15:4 Reserved.
2:1
1:0
3:2
5:0 Reserved
9:7
0
3
6
BAR5[191:160].
Expansion BAR[223:192]: Bar size mask.
Expansion BAR[207:192].
Selectable de-emphasis, operates as specified in the
Express Base Specification
rate:
This setting has no effect when operating at the 2.5GT/s
rate.
Transmit Margin. Directly drives the transceiver
tx_pipemargin bits. Refer to the transceiver
documentation for the appropriate device handbook to
determine what V
Arria II Device Data Sheet and Addendum
the Arria II Device Handbook,
Datasheet
Handbook, or
volume 3 of the Stratix IV Handbook.
Reserved.
BAR5[160]: I/O Space.
IO.
Prefetchable.
BAR5[162:161]: Memory Space (see bit settings for
BAR0).
BAR5[163]: Prefetchable.
BAR5[191:164]: Bar size mask.
00: no IO windows.
01: IO 16 bit.
11: IO 32-bit.
00: not implemented.
01: prefetchable 32.
11: prefetchable 64.
1: 3.5 dB
0: -6 dB.
in volume 3 of the Cyclone IV Device
Stratix IV Dynamic Reconfiguration
OD
settings are available as follows:
Description
when operating at the 5.0GT/s
Cyclone IV Device
in volume 3 of
in
Chapter 13: Reconfiguration and Offset Cancellation
PCI
Default
Value
b’0
b’0
b’0
b’0
b’0
b’0
b’0
b’0
b’0
b’0
b’0
b’0
b’0
—
—
December 2010 Altera Corporation
Table 6–3 on page 6–3
Additional Information
Dynamic Reconfiguration
—
Related parts for IP-AGX-PCIE/4
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
IP CORE - X1 Lane PCI Express For Arria GX
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet: