CYII4SC014KAA-GTC Cypress Semiconductor Corp, CYII4SC014KAA-GTC Datasheet

Page 1

... Color Filter Array Packaging pixel array 4560 x 3048 active pixels Pixel (0,0) 3048 column amplifiers x-shift register • 198 Champion Court • San Jose CYII4SC014KAA-GTC CYII4SM014KAA-GEC Image Sensor Typical Value 3048 (H) x 4560 (V) 8 μ μ Rolling Shutter 15 MHz 3 fps at full resolution 2 1256 V ...

Page 2

... FPN of 0.11% RMS of the saturation voltage. The Photo Response Non Uniformity (PRNU), caused by mismatch of photodiode node capacitances, is not corrected on-chip. Measurements indicate that the typical PRNU is less than1% RMS of the signal level. CYII4SC014KAA-GTC CYII4SM014KAA-GEC Package 49 pin PGA Demo Kit ...

Page 3

... Power control: the output amplifiers can be switched between an “operating” mode and a “standby” mode via the serial port of the imager (see ration). ■ Coupling: the IBIS4-14000 can be DC- or AC-coupled to the AD converter. Figure 4. Color Filter Response Curve CYII4SC014KAA-GTC CYII4SM014KAA-GEC “SPI Register ” on page 12 for the configu- Page [+] Feedback ...

Page 4

... Separate pins are used for the SYNC_Y and CLK_Y signals on the crossbar logic these pins can be connected to the SYNC_YL and CLK_YL pins of the shift register that is used for readout as shown in Figure 5. Document #: 38-05709 Rev. *D CYII4SC014KAA-GTC CYII4SM014KAA-GEC Figure 5. Output Amplifier Crossbar Switch CLK_YR Manual SYNC_YR Q ...

Page 5

... The row blanking time (dead time between readout of successive rows) is set to 17.5 s. Image Resolution Frame rate [frames/s] 3024 x 4536 3.25 756 x 1134 12.99 378 x 567 41.30 252 x 378 77.13 Figure 1 on page 2). CYII4SC014KAA-GTC CYII4SM014KAA-GEC Frame readout time [s] 0.308 0.077 0.024 0.013 Page [+] Feedback ...

Page 6

... Document #: 38-05709 Rev. *D Figure 6. B and C Subsample Mode mode B - 1:1 mode C - 1:4 CYII4SC014KAA-GTC CYII4SM014KAA-GEC Page [+] Feedback ...

Page 7

... Document #: 38-05709 Rev. *D Figure 7. D and E Subsample Mode mode D - 1:6 mode E - 1:8 CYII4SC014KAA-GTC CYII4SM014KAA-GEC Page [+] Feedback ...

Page 8

... SYNC_X: Resets the column pointer to the first row. This has to be done before the end of the first PC pulse in case the previous line has not been read out completely. Figure 9 on page 9 shows the basic timing diagram of the IBIS4-14000 image sensor and timing specifications of the clocking scheme. CYII4SC014KAA-GTC CYII4SM014KAA-GEC ...

Page 9

... Delay between falling edge of RESET and falling edge of PC and SHR. Notes CLK = one clock period of the master clock, shortest system time period available. Document #: 38-05709 Rev. *D Figure 9. Line Read Out Timing Description CYII4SC014KAA-GTC CYII4SM014KAA-GEC Once each frame For each new row Only when the electronic shutter is used Page [+] Feedback ...

Page 10

... Figure 10 gives an example of an ADC clock for an ADC that samples on the rising edge. Figure 10. Row Readout Timing Sequence Ts Ts pixel 1 pixel 2 X CYII4SC014KAA-GTC CYII4SM014KAA-GEC pixel 3 Page [+] Feedback ...

Page 11

... Reset. 4 μ Reset pulse width Reset hold time. 1.6 μ Select pulse width. 1 μ Setup hold time. CONSTRAINT > due to propagation delay on pixel select line. Document #: 38-05709 Rev. *D CYII4SC014KAA-GTC CYII4SM014KAA-GEC Figure 11. Fast Reset Sequence Timing CLK_YR CLK_YL SELECT PC SHS b RESET SHR SYL ...

Page 12

... CLK_Y edge to automatically route the green pixels of the bayer filter pattern. The code is uploaded serially as a 16-bit word (LSB uploaded first). Table 7 on page 13 for a full resolution readout is 33342 (decimal) or 1000 0010 0011 1110. CYII4SC014KAA-GTC CYII4SM014KAA-GEC Figure 12 Dout Th D2 ...

Page 13

... The initial state of the register is undefined. However, no state exists that destroys the device. Document #: 38-05709 Rev. *D 011 = select 4, skip 20 100 = select 4, skip 4 101 = select 4, skip 8 011 = select 2, skip 4 100 = select 2, skip 2 101 = select 2, skip 2 when bit set to 1 output 2 output 1 output 4 output 3 CYII4SC014KAA-GTC CYII4SM014KAA-GEC Page [+] Feedback ...

Page 14

... Low active. Synchronous sync on rising edge of CLK_YR 200 ns setup time 3V 3V Low active. Synchronous sync on rising edge of CLK_YL 200 ns setup time. High active. Exact pulsing pattern see timing diagram. Both SYR = 1 and SYL = 1 is not allowed, except when the same row is selected. CYII4SC014KAA-GTC CYII4SM014KAA-GEC Comment Page [+] Feedback ...

Page 15

... Nominal 3.3V Shifts on rising edge. See timing diagram. See timing diagram. Connect with 10 k Ω to VDD and decouple with 100 nF to GND. Connect with 10 M Ω to VDD and decouple with 100 nF to GND. CYII4SC014KAA-GTC CYII4SM014KAA-GEC Comment Page [+] Feedback ...

Page 16

... See note 1. See note 1; 3% deviation. 2 Average value @ 24°C lab temperature. Average value @ 24°C lab temperature. Measured at 600 nm. Average value of RMS variation on local pixel windows. Charge spill-over to neighboring pixels (= CCD blooming mechanism) CYII4SC014KAA-GTC CYII4SM014KAA-GEC Remarks Remarks Page [+] Feedback ...

Page 17

... Spectral Response Curve Figure 13. IBIS4-14000 Spectral Response Curve Document #: 38-05709 Rev. *D CYII4SC014KAA-GTC CYII4SM014KAA-GEC Page [+] Feedback ...

Page 18

... Table 12. IBIS4-14000 Recommended Operating Specifications Parameter VDD Nominal power supply VDDRL Reset power supply level VDDRR VDD_ARRAY Pixel supply level DARKREF Dark reference offset level Document #: 38-05709 Rev. *D Description Description Min 1.7 CYII4SC014KAA-GTC CYII4SM014KAA-GEC Value Unit –0.5 to +4.5 V –0 0 –0 0 ±50 mA – ...

Page 19

... XBIAS 49 ABIAS Note 2. Tolerance on bias reference voltages: ±150 mV due to process variances. Document #: 38-05709 Rev. *D Description Min 0 0.5 2 Connection 10k to VDD 22k to VDD 22k to VDD 10k to VDD or 10M to VDD CYII4SC014KAA-GTC CYII4SM014KAA-GEC Typ. Max Unit 3 °C (@ 15% RH) 38 °C (@ 86% RH) Input Current Pin Voltage 179 μ ...

Page 20

... Die Geometry Figure 15. Die Geometry and Location of Pixel (0,0) Pin 1 4 output channels 500 μm Document #: 38-05709 Rev. *D CYII4SC014KAA-GTC CYII4SM014KAA-GEC pixel 0,0 Ground pad, also connected to package ground plane Analog output pad Ground for output pad (not connected to package ground plane) ...

Page 21

... Pin Number Assignment Note “Solid” drawn pins are connected to die attach area for a proper ground plane. Document #: 38-05709 Rev. *D Figure 16. Pin Number Assignment Package Back side CYII4SC014KAA-GTC CYII4SM014KAA-GEC Page [+] Feedback ...

Page 22

... Elaborated Package Diagram All dimensions are in mm Document #: 38-05709 Rev. *D Figure 17. Package Dimensions CYII4SC014KAA-GTC CYII4SM014KAA-GEC Based on 001-07577 *A Page [+] Feedback ...

Page 23

... Die Placement Dimensions and Accuracy 200 2 all dimensions in mm Document #: 38-05709 Rev. *D Figure 18. Die Placement Figure 19. Tolerances CYII4SC014KAA-GTC CYII4SM014KAA-GEC Page [+] Feedback ...

Page 24

... Cover Glass CYII4SM014KAA-GEC (monochrome) Schott D-263 plain glass is the cover glass of the IBIS4-14000 monochrome. 100 400 CYII4SC014KAA-GTC (color) S8612 glass is the cover glass of the IBIS4-14000 color. Figure 21. S8612 Transmittance Curve (w/o AR coating) 100 400 Document #: 38-05709 Rev. *D Figure 20. D-263 Transmittance Curve ...

Page 25

... Avoid mechanical stress when mounting the device. RoHS (Pb-free) Compliance This section reports the use of Hazardous chemical substances as required by the RoHS Directive (excluding packing material). Any intentional content CYII4SC014KAA-GTC CYII4SM014KAA-GEC If there is any intentional content, in which portion is it contained Page [+] Feedback ...

Page 26

... Pb-free soldering processes using a reflow temperature profile with maximum 260°C, minimum 40s at 255°C and minimum 90s at 217°C. CYII4SC014KAA-GTC: The product will not withstand a Pb-free soldering process. Maximum allowed reflow or wave soldering temperature is 220°C. Hand soldering is recommended for this part type. Note “ ...

Page 27

... Document History Page Document Title: CYII4SC014KAA-GTC, CYII4SM014KAA-GEC IBIS4-14000 14-MegaPixel CMOS Image Sensor Document Number: 38-05709 Orig. of Rev. ECN No. Change ** 310213 SIL *A 428177 FVK *B 642656 FPW *C 2220967 FPW *D 2765859 NVEA Sales, Solutions, and Legal Information Worldwide Sales and Design Support Cypress maintains a worldwide network of offices, solution centers, manufacturer’s representatives, and distributors. To find the office closest to you, visit us at cypress ...