LAN9311-NZW Standard Microsystem (Smsc), LAN9311-NZW Datasheet - Page 19
![no-image](/images/no-image-200.jpg)
LAN9311-NZW
Manufacturer Part Number
LAN9311-NZW
Description
Ethernet Switch 2-Port 10Mbps/100Mbps 128-Pin XVTQFP
Manufacturer
Standard Microsystem (Smsc)
Datasheet
1.LAN9311-NU.pdf
(460 pages)
Specifications of LAN9311-NZW
Package
128XVTQFP
Phy/transceiver Interface
MII
Number Of Primary Switch Ports
2
Maximum Data Rate
100 Mbps
Internal Memory Buffer Size
32 KB
Vlan Support
Yes
Power Supply Type
Analog
Minimum Single Supply Voltage
3 V
Maximum Single Supply Voltage
3.6 V
Maximum Supply Current
0.295 A
Maximum Power Dissipation
1070 mW
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LAN9311-NZW
Manufacturer:
Standard
Quantity:
2
Company:
Part Number:
LAN9311-NZW
Manufacturer:
Microchip Technology
Quantity:
10 000
- Current page: 19 of 460
- Download datasheet (5Mb)
Two Port 10/100 Managed Ethernet Switch with 16-Bit Non-PCI CPU Interface
Datasheet
SMSC LAN9311/LAN9311i
1.3
REGISTER BIT TYPE
RESERVED
NOTATION
RO/LH
NASR
WAC
WO
WC
RO
RC
SC
LH
SS
LL
W
R
Table 1.2
Many of these register bit notations can be combined. Some examples of this are shown below:
Register Nomenclature
R/W: Can be written. Will return current setting on a read.
R/WAC: Will return current setting on a read. Writing anything clears the bit.
describes the register bit attribute notation used throughout this document.
Read: A register or bit with this attribute can be read.
Read: A register or bit with this attribute can be written.
Read only: Read only. Writes have no effect.
Write only: If a register or bit is write-only, reads will return unspecified data.
Write One to Clear: writing a one clears the value. Writing a zero has no effect
Write Anything to Clear: writing anything clears the value.
Read to Clear: Contents is cleared after the read. Writes have no effect.
Latch Low: Clear on read of register.
Latch High: Clear on read of register.
Self-Clearing: Contents are self-cleared after the being set. Writes of zero have no
effect. Contents can be read.
Self-Setting: Contents are self-setting after being cleared. Writes of one have no
effect. Contents can be read.
Read Only, Latch High: Bits with this attribute will stay high until the bit is read. After
it is read, the bit will either remain high if the high condition remains, or will go low if
the high condition has been removed. If the bit has not been read, the bit will remain
high regardless of a change to the high condition. This mode is used in some Ethernet
PHY registers.
Not Affected by Software Reset. The state of NASR bits do not change on assertion
of a software reset.
Reserved Field: Reserved fields must be written with zeros to ensure future
compatibility. The value of reserved bits is not guaranteed on a read.
Table 1.2 Register Bit Types
DATASHEET
REGISTER BIT DESCRIPTION
19
Revision 1.7 (06-29-10)
Related parts for LAN9311-NZW
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![LAN9303-ABZJ](/images/no-image3.png)
Part Number:
Description:
Ethernet Switch 3-Port 10Mbps/100Mbps 56-Pin QFN EP
Manufacturer:
Standard Microsystem (Smsc)
Datasheet:
![LAN9311I-NZW](/images/no-image3.png)
Part Number:
Description:
Manufacturer:
Standard Microsystem (Smsc)
Datasheet: