MT48LC8M16A2B4-75:G TR Micron Technology Inc, MT48LC8M16A2B4-75:G TR Datasheet - Page 70
![DRAM Chip SDRAM 128M-Bit 8Mx16 3.3V 54-Pin VFBGA T/R](/photos/7/22/72286/557-54-fbga_sml.jpg)
MT48LC8M16A2B4-75:G TR
Manufacturer Part Number
MT48LC8M16A2B4-75:G TR
Description
DRAM Chip SDRAM 128M-Bit 8Mx16 3.3V 54-Pin VFBGA T/R
Manufacturer
Micron Technology Inc
Type
SDRAMr
Datasheet
1.MT48LC8M16A2P-75G_TR.pdf
(74 pages)
Specifications of MT48LC8M16A2B4-75:G TR
Density
128 Mb
Maximum Clock Rate
133 MHz
Package
54VFBGA
Address Bus Width
14 Bit
Operating Supply Voltage
3.3 V
Maximum Random Access Time
6|5.4 ns
Operating Temperature
0 to 70 °C
Format - Memory
RAM
Memory Type
SDRAM
Memory Size
128M (8Mx16)
Speed
133MHz
Interface
Parallel
Voltage - Supply
3 V ~ 3.6 V
Package / Case
54-VFBGA
Organization
8Mx16
Address Bus
14b
Access Time (max)
6/5.4ns
Operating Supply Voltage (typ)
3.3V
Package Type
VFBGA
Operating Temp Range
0C to 70C
Operating Supply Voltage (max)
3.6V
Operating Supply Voltage (min)
3V
Supply Current
150mA
Pin Count
54
Mounting
Surface Mount
Operating Temperature Classification
Commercial
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Figure 54:
PDF: 09005aef8091e66d/Source: 09005aef8091e625
128MSDRAM_2.fm - Rev. N 1/09 EN
DQML, DQMH
COMMAND
A0–A9, A11
BA0, BA1
DQM /
CKE
A10
CLK
DQ
WRITE – Full-Page Burst
t CKS
t CMS
t AS
t AS
t AS
Notes:
ACTIVE
BANK
T0
ROW
ROW
t CKH
t CMH
t AH
t AH
t AH
t RCD
1. x16: A9 and A11 = “Don’t Care.”
2.
3. Page left open; no
t CL
x8: A11 = “Don’t Care.”
t
WR must be satisfied prior to PRECHARGE command.
T1
NOP
t CH
t CMS
t CK
t DS
COLUMN m 1
D
T2
WRITE
BANK
IN
t CMH
m
t DH
t
RP.
t DS
D
IN
T3
NOP
m + 1
t DH
70
1,024 (x8) locations within same row
2,048 (x4) locations within same row
512 (x16) locations within same row
t DS
D
IN
T4
NOP
m + 2
t DH
Micron Technology, Inc., reserves the right to change products or specifications without notice.
Full page completed
t DS
D
IN
T5
NOP
m + 3
t DH
(
(
(
(
(
(
)
(
)
(
)
(
)
(
)
(
)
)
)
)
)
(
)
(
(
(
(
(
(
(
)
(
(
)
)
(
)
(
)
(
)
(
)
(
)
)
)
(
)
)
)
)
)
128Mb: x4, x8, x16 SDRAM
(
)
(
(
)
(
(
)
)
)
)
t DS
D
Tn + 1
IN
NOP
m - 1
t DH
©1999 Micron Technology, Inc. All rights reserved.
Full-page burst does not
self-terminate. Can use
BURST TERMINATE
command to stop.
Timing Diagrams
BURST TERM
Tn + 2
DON’T CARE
2, 3
Tn + 3
NOP