QT2032-EKG-1A2 Applied Micro Circuits Corporation, QT2032-EKG-1A2 Datasheet - Page 170
![no-image](/images/manufacturer_photos/0/0/70/applied_micro_circuits_corporation_sml.jpg)
QT2032-EKG-1A2
Manufacturer Part Number
QT2032-EKG-1A2
Description
Manufacturer
Applied Micro Circuits Corporation
Datasheet
1.QT2032-EKG-1A2.pdf
(220 pages)
Specifications of QT2032-EKG-1A2
Lead Free Status / RoHS Status
Supplier Unconfirmed
- Current page: 170 of 220
- Download datasheet (3Mb)
QT2022/32 - Data Sheet: DS3051
170
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
1. When either packet generator is enabled, both Tx and Rx packet checkers will be automatically enabled.
Bit
TX Packet Generator Enable
RW
0 = Disable, Default
1 = Enable
RX Packet Generator Enable
RW
0 = Disable, Default
1 = Enable
Reserved, RO
Reserved, RO
Packet Type, RW
00 = Data (fixed)
01 = Data (incremental)
10 = Control (fixed)
11 = Reserved
Default = 00
Reserved, RO
Reserved, RO
Generator Mode, RW
00 = Idle Mode
01 = Burst Mode
10 = Continuous Mode
11 = Reserved
Default = 00
Reserved, RO
Reserved, RO
Reserved, RO
Reserved, RO
Reserved, RO
Reserved, RO
Packet Generator Control
PCS Vendor Specific
3.C020
1
AppliedMicro - Confidential & Proprietary
1
,
,
Lane 2 XGMII Data Byte, RW
Default = 8’h00
Lane 3 XGMII Data Byte, RW
Default = 8’h00
Packet Generator Send
PCS Vendor Specific
Data MSB
3.C021
Lane 0 XGMII Data Byte, RW
Default = 8’h00
Lane 1 XGMII Data Byte, RW
Default = 8’h00
Packet Generator Send
PCS Vendor Specific
Data LSB
3.C022
Lane 0 XGMII Control Bit, RW
0 = Data, Default
1 = Control
Lane 1 XGMII Control Bit, RW
0 = Data, Default
1 = Control
Lane 2 XGMII Control Bit, RW
0 = Data, Default
1 = Control
Lane 3 XGMII Control Bit, RW
0 = Data, Default
1 = Control
Reserved, RO
Reserved, RO
Reserved, RO
Reserved, RO
Reserved, RO
Reserved, RO
Reserved, RO
Reserved, RO
Reserved, RO
Reserved, RO
Reserved, RO
Reserved, RO
Packet Generator Send
PCS Vendor Specific
Control
3.C023
Revision 5.11