QT2032-EKG-1A2 Applied Micro Circuits Corporation, QT2032-EKG-1A2 Datasheet - Page 67

no-image

QT2032-EKG-1A2

Manufacturer Part Number
QT2032-EKG-1A2
Description
Manufacturer
Applied Micro Circuits Corporation
Datasheet

Specifications of QT2032-EKG-1A2

Lead Free Status / RoHS Status
Supplier Unconfirmed
* tx_alarm bits 4 through 5 are read from the DOM device and mapped to registers 1.A070h.5:4. The function of
these bits is not specifically defined in the XENPAK MSA, but they are used in generating the tx_flag signal in order
to allow for vendor specific alarms to be defined. These alarms should be disabled via the associated MDIO regis-
ter bits 1.9006h.5:4 when not is use.
WIS_ALARM
WIS_ALARM is used to indicate that a WAN-related fault has occurred on the receive path. WIS_ALARM is the bit-
wise OR of the WIS Status 3 Register bits in register 2.21h. WIS_ALARM can be programmed to assert only when
specific receive path fault conditions are present. The programming is performed by writing to a mask register at
address 2.C500h. The contents of register 2.21h is AND’ed with register 2.C500h prior to application of the OR
function to generate the WIS_ALARM signal.
t WIS_ALARM = {OR of (reg 2.21h.n ‘bit wise AND’ reg 2.C500.n) for n=0..11}
Table 28: WIS Status 3 Register (WIS_ALARM)
Revision 5.11
LOP-P
AIS-P
PLM-P
LCD-P
AIS-L
RDI-L
LOS
LOF
Reserved, set to 0
Far End AIS-P/LOP-P
Far End PLM-P/LCD-P
SEF
Reserved, set to 0
Description
AppliedMicro - Confidential & Proprietary
Loss of Pointer
Alarm Indication Signal
Loss of Label Mismatch
Path Loss of Cell Delineation
Line Alarm Indication Signal
Line Remote Defect Indication
Loss of Signal (based on no
transitions as described in
ANSI T1.416-1999)
Loss of Frame
Far-end Alarm Indication
Signal
Far-end Loss of Label
Mismatch
Severely Errored Frame
Definition
2.21.0
2.21.1
2.21.2
2.21.3
2.21.4
2.21.5
2.21.6
2.21.7
2.21.8
2.21.9
2.21.a
2.21.b
2.21.f:c
16b hex
MDIO Status Register
(RO)
RO/LH
RO/LH
RO/LH
RO/LH
RO/LH
RO/LH
RO/LH
RO/LH
RO
RO/LH
RO/LH
RO/LH
RO
type
QT2022/32 - Data Sheet: DS3051
MDIO Enable Register (R/W)
2.C500.0
2.C500.1
2.C500.2
2.C500.3
2.C500.4
2.C500.5
2.C500.6
2.C500.7
2.C500.8
2.C500.9
2.C500.a
2.C500.b
2.C500.f:c
16b hex
0
0
0
0
0
0
0
0
0
0
0
0
0
default value
67